

"Ultra-Wideband for internet of things"

DIAL

Laurent, Gwendal

ABSTRACT

Over the past couple of years, big names in the technology industry like Apple and Samsung started to release ultra-wideband-based products. This radio technology can perform high data rate transmission with very low power consumption and has great resistance to multipath fading. Additionally, ranging applications built on top of ultra-wideband can perform distance measurements with an accuracy of a few centimeters. In this study, a driver is implemented for the GRiSP 2, a board for embedded systems and Internet of Things (IoT) running on the Erlang virtual machine out of the box. The driver is used to support a new sensor built by the company Peer Stritzinger GMbH based on the DWM1000 manufactured by the company Qorvo. This chip is IEEE 802.15.4-2011 compliant and uses ultra-wideband radio technology to send and receive data. On top of this driver, a simple medium access control (MAC) layer was built to send and receive MAC frames by following the IEEE 802.15.4-2011 standard. Finally, two-way ranging methods have been implemented to perform ranging operations between two GRiSP 2 cards. The results of this work show that the implementation is capable to send and receive MAC frames with a data rate of 31 kb/s and also perform accurate ranging operations.

CITE THIS VERSION

Laurent, Gwendal. *Ultra-Wideband for internet of things*. Ecole polytechnique de Louvain, Université catholique de Louvain, 2023. Prom. : Van Roy, Peter. <u>http://hdl.handle.net/2078.1/thesis:38375</u>

Le répertoire DIAL.mem est destiné à l'archivage et à la diffusion des mémoires rédigés par les étudiants de l'UCLouvain. Toute utilisation de ce document à des fins lucratives ou commerciales est strictement interdite. L'utilisateur s'engage à respecter les droits d'auteur liés à ce document, notamment le droit à l'intégrité de l'oeuvre et le droit à la paternité. La politique complète de droit d'auteur est disponible sur la page <u>Copyright</u> <u>policy</u> DIAL.mem is the institutional repository for the Master theses of the UCLouvain. Usage of this document for profit or commercial purposes is stricly prohibited. User agrees to respect copyright, in particular text integrity and credit to the author. Full content of copyright policy is available at <u>Copyright policy</u>





École polytechnique de Louvain

Ultra-Wideband for internet of things

Author: **Gwendal LAURENT** Supervisor: **Pr. Peter VAN ROY** Readers: **Peer STRITZINGER, Pr. Ramin SADRE** Academic year 2022-2023 Master [120] in Computer Science

Abstract

Over the past couple of years, big names in the technology industry like Apple and Samsung started to release ultra-wideband-based products. This radio technology can perform high data rate transmission with very low power consumption and has great resistance to multipath fading. Additionally, ranging applications built on top of ultra-wideband can perform distance measurements with an accuracy of a few centimeters.

In this study, a driver is implemented for the $GRiSP\ 2$, a board for embedded systems and Internet of Things (IoT) running on the Erlang virtual machine out of the box. The driver is used to support a new sensor built by the company Peer Stritzinger GMbH based on the DWM1000 manufactured by the company Qorvo. This chip is IEEE 802.15.4-2011 compliant and uses ultra-wideband radio technology to send and receive data. On top of this driver, a simple medium access control (MAC) layer was built to send and receive MAC frames by following the IEEE 802.15.4-2011 standard. Finally, two-way ranging methods have been implemented to perform ranging operations between two $GRiSP\ 2$ cards.

The results of this work show that the implementation is capable to send and receive MAC frames with a data rate of 31 kb/s and also perform accurate ranging operations.

Acknowledgements

I would like to express my gratitude to my thesis supervisor Professor Peter Van Roy for his guidance and assistance at every step of my thesis. Moreover, I would like to thank him for giving me the opportunity to work on this subject.

I also would like to thank Peer Stritzinger for all the invaluable advice and insights he provided me over the course of this work.

Lastly, I would like to thank my family for their unwavering support.

Contents

Li	st of	Figures	VI
A	crony	ns	VII
1	Intr	duction	1
	1.1	Related work	 2
		$1.1.1 GRiSP \qquad \dots \qquad $	 2
		1.1.2 Ultra-Wideband (UWB)	 2
	1.2	Use cases	 3
		1.2.1 Real-time locating system (RTLS)	 3
		1.2.2 Communications	 3
		1.2.3 Hera framework	 3
2	Mat	erial and resources	4
	2.1	GRiSP	 4
	2.2	Serial Peripheral Interface (SPI)	 5
	2.3	Pmod & DWM1000	5
		2.3.1 Pmod drivers architecture of the $GRiSP$	 7
		2.3.2 DW1000 register set	 8
	2.4	Ultra-Wideband (UWB)	8
	2.5	IEEE 802.15.4-2011	9
		2.5.1 Ultra-Wideband PHY	 9
		2.5.2 MAC sub-layer \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots	11
3	Imp	ementation of the driver	14
	3.1	Interaction with the pmod	 14
		3.1.1 Transaction format	16
		3.1.2 Example	 17
	3.2	Mapping the registers	18
		3.2.1 Errors in the user manual	19
		3.2.2 Read the registers \ldots	20

		3.2.3 Write the registers $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 2$
	3.3	Initialization of the pmod
		3.3.1 Checking the connected device
		3.3.2 Loading the leading edge algorithm
		3.3.3 Writing optimal values
		3.3.4 Writing custom configuration
		3.3.5 Setting up SFD
	3.4	Transmission 2
		3.4.1 Sending a frame
		3.4.2 Receiving a frame
4	MA	C layer 3
	4.1	DW1000 support
		4.1.1 Frame filtering
		4.1.2 CRC generation and checking
		4.1.3 Automatic acknowledgement
	4.2	MAC Header
	4.3	Transmission
		4.3.1 Sending
		4.3.2 Receiving
	4.4	Example: Using the automatic acknowledgment feature of the DW1000 3
	4.5	Measurements
5	Two	way ranging 3
	5.1	Methods
		5.1.1 Single-sided two-way ranging
		5.1.2 Double-sided two-way ranging
	5.2	Implementations
		5.2.1 Single-sided two-way ranging
		5.2.2 Double-sided two-way ranging
		5.2.3 Counter wrap around $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 4$
	5.3	Measurements
6	Con	clusion 4
	6.1	Future work
		6.1.1 Improvement of the driver
		6.1.2 MAC layer
		6.1.3 Upper layers

7	Bibliography	52
A	Driver code	55
в	MAC layer code	103
С	Examples C.1 ack_no_jitter C.2 ack_jitter C.3 ack_fast_tx C.4 ss_twr C.5 ds twr	. 115 . 118 . 121
D	MAC layer unit tests	130

List of Figures

1	$GRiSP \ 2 \ (credits: grisp.org) \ \ldots \ $	4
2	DWM1000 (source: mouser.be)	6
3	The pmod uwb (left) connected to the $GRiSP \ 2$ (right) board \ldots	$\overline{7}$
4	IEEE 802.15.4-2011 types of topologies (credits: IEEE[1])	10
5	UWB PHY frame structure (credits: DW1000 user manual [2])	10
6	PHY header (PHR) bit description (credits [1])	11
7	MAC Superframe (credits [1])	12
8	MAC frame and its fields (credits [2])	12
9	The frame control of the MAC header and it (credits $[2]$)	12
10	DW1000 - SPIPHA = 1 (source: DW1000 data sheet [3]) \ldots	15
11	Different SPI transactions (source: DW1000 user manual $[2]$)	16
12	One byte header (source: DW1000 user manual $[2]$)	16
13	Two bytes header (source: DW1000 user manual $[2]$)	17
14	Three bytes header (source: DW1000 user manual $[2]$)	17
15	Description of a read operation performed on the DEV_ID register	
	(source: DW1000 user manual $[2]$	17
16	Read transaction on DEV_ID showed on the logic analyser	18
17	Read API call on register DEV_ID	20
18	Write API call on register <i>PANADR</i>	21
19	Write API call on register $PMSC$	21
20	Write API call on register $PMSC$ on multiple sub-registers and	
	sub-fields	22
21	Setup of the SFD inside the code	26
22	Example of the statistical report for an exchange of 2000 frames	
	containing 116 bytes of data	37
23	Message exchanges of single sided two way ranging	40
24	Message exchanges of double sided two way ranging	42
25	Graph showing the measured distance	47

Acronyms

AOA angle of arrival.

BPM Burst Position Modulation.

BPSK Binary Phase-Shift Keying.

BSP Board Support Packages.

CAP contention access period.

CFP contention-free period.

CMOS Complementary metal–oxide–semiconductor.

CSMA-CA Carrier-sense multiple access with collision avoidance.

FCS frame checking sequence.

 ${\bf FDT}\,$ Flattened Device Tree.

 ${\bf FEC}\,$ Forward error correction.

GTS guaranteed time slots.

IoT Internet of Things.

LR-WPAN low-rate wireless personnal area networks.

 $\mathbf{MAC}\ \mathrm{medium}\ \mathrm{access}\ \mathrm{control}.$

 $\mathbf{MFR}\ \mathrm{MAC}$ footer.

 $\mathbf{MHR}\ \mathrm{MAC}$ header.

MISO Master In-Slave Out.

 ${\bf MOSI}\,$ Master Out-Slave In.

NIF Native Implemented Function.

NiF Native-implemented Functions.

PAN Personal Area Network.

PER packet error rate.

PHR PHY header.

PHY physical layer.

RTLS real-time location system.

SECDED Single-error-correction double-error-detect.

SFD Start of frame delimiter.

SHR Synchronization header.

SPI Serial Peripheral Interface.

SPICLK clock signal.

 ${\bf SPICSn}$ slave select signal.

SPIPHA clock/data phase.

SPIPOL clock polarity.

TDOA time difference of arrival.

TOF time of flight.

ToF Time-of-Flight.

 ${\bf UWB}$ ultra-wideband.

Chapter 1 Introduction

In our interconnected world, IoT has become omnipresent in our daily lives and is expected to grow and expand more with the arrival of 5G. However, among all technologies used in that ecosystem, one is being overlooked, ultra-wideband (UWB). This technology has been proven to be resistant to multi-path fading [4] and is also able to perform high data rate transmission using very low power consumption [5]. Additionally, UWB is capable to realize ranging measurements 100 times more accurately than other technologies like Bluetooth or WiFi [6]. In 2021, Apple released their AirTag product which uses UWB and Bluetooth technology to track everyday objects like a set of keys or a wallet. More recently, in 2023, Samsung also released their first UWB chipset, the Exynos Connect U100 which they claim is able to perform ranging operation "down to single-digit centimeters" [7]. These two examples show the industry's recent interest in the technology.

The company Peer Stritzinger GmBH is planning to release a new UWB pmod based on the DWM1000 chip manufactured by the company Qorvo for their last version of the *GRiSP* board, the *GRiSP* 2. A prototype has already been built, but the board needs to be extended with a new driver to support it. Qorvo already published a driver written in C [8], but isn't compatible with the *GRiSP* 2 because its runtime library is written in the Erlang programming language instead of C. With this driver, the company would be able to show potential clients how the new pmod will work and later on, build a new batch of pmod. Furthermore, a new version of the boards, the *GRiSP* 0, is planned to be released. This board would support only one radio interface. The first version of the *GRiSP* 0 should start by supporting UWB and the driver would allow them to release a first set of prototypes.

This work will show how the driver was built layer by layer before showing a couple of applications implemented on top of it. More precisely, chapter 2 will give an overview of the different technologies and materials used in this study. Chapter 3 will explain the implementation of the driver which includes read and

write operations to the different registers of the DW1000 as well as transmission and reception operations. Then chapter 4, describes how the MAC layer has been implemented on top of the driver to achieve transmission and reception of MAC frames. Afterward, chapter 5 uses the MAC layer to perform ranging operations using two different two-way ranging methods. Finally, chapter 6 gives a summary of all the results as well as a list of possible improvements that could be done on the driver and the upper layers.

The goals of the thesis are to be able to exchange reliably a series of MAC frames between two devices even in the presence of network jitter and to perform multiple series of distance measurements using the two-way ranging methods in different situations and assess the precision of their implementations.

1.1 Related work

$1.1.1 \quad GRiSP$

The GRiSP project and more precisely, the GRiSP base board has been the basis of previous works. In [9], the authors developed a fault-tolerant and distributed framework for asynchronous sensor fusion called Hera using the GRiSP-Base board and Erlang. They showed how to perform sensor fusion for position and orientation tracking and how efficient it can be. In [10], the author built a driver for the MRF24J40 microchip to enable IEEE 802.1.4 based communications between GRiSP-Base boards and also with the Zoleria RE-MOTE using Contiki.

1.1.2 Ultra-Wideband (UWB)

UWB isn't a new technology and past works like [11] and [12] were already claiming its potential and its possible applications in wireless personal area networks and sensor networks twenty years ago. In [13], it was shown that UWB radar systems are able to perform human detection through walls due to the technology's high range resolution and good penetration of obstacles. This kind of application can be used in emergency situations to find survivors inside buildings after earthquakes. Other applications use UWB combined with two-way ranging to localize objects. For example, this paper [14] uses the DW1000 to perform two-way ranging to build a localization system for drones performing inventory management. Moreover, UWB positioning measurements can be fused with the measurements of other sensors to get a more accurate and robust view of the environment. In [15], UWB position measurements were fused with an inertial measurement unit via an extended Kalman filter to build and assess an indoor positioning system.

1.2 Use cases

This work opens the door for a large number of applications for the pmod UWB. Indeed, the implementation of the driver is only the first stepping stone of using UWB on the GRiSP. The applications and use cases presented in this section could have a massive impact on our daily lives.

1.2.1 Real-time locating system (RTLS)

Multiple real-time location system (RTLS) applications have already been built using UWB. However, none were built using GRiSP. With the introduction of the pmod UWB in the GRiSP ecosystem, robust and low power RTLS applications will be possible. For example, on the industry level, such applications could perform smart inventory management or even localize equipment in a large warehouse.

Additionally, in healthcare RTLS has been used to locate patients inside a hospital in the case of emergencies or their activities inside their rooms. But also in the cases of Alzheimer's disease and dementia patients can be localized and be prevented from leaving the building by automatically locking doors for example [16] and a GRiSP based RTLS could extend the set of tools already existing.

Finally, in our daily lives, smart homes could use RTLS applications with *GRiSP* to locate objects in a house. Such applications could also be used on devices to make them more aware of their environment. For example, we could imagine autonomous robots like robotic vacuum cleaners using UWB to track down their position in a house and improve their efficiency.

1.2.2 Communications

Besides ranging applications, the new pmod is also able to transmit data using the IEEE 802.15.4-2011 standard. With this driver, it will be possible to implement layers like 6LoWPAN on the GRiSP and perform low power communications with other GRiSP boards but also other devices running 6LoWPAN with UWB.

1.2.3 Hera framework

The Hera framework already provides a sensor fusion for the Erlang programming language. In [9], the authors use the pmod MAXSONAR to achieve position tracking. Two-way ranging methods could be used to perform the same type of experiments with Hera and compare their results with the ones acquired with the pmod MAXSONAR.

Chapter 2 Material and resources

2.1 GRiSP

GRiSP [17] is a project developed by the company Peer Stritzinger GmbH. It combines both customizable hardware and software to provide embedded systems solutions.

The hardware, the board, has two versions. The first one is called the GRiSP-Base and the second one, the GRiSP~2, is its evolution. In the context of this master thesis, only the latest version will concern us. The GRiSP boards have multiple sockets to connect different modules called Pmods that can be connected through multiple interfaces like GPIO and SPI.




Figure 1: GRiSP 2 (credits: grisp.org)

The software runs on a custom open-source operating system that combines both Erlang and RTEMS (Real-time executive for multiprocessor systems) a realtime operating system that supports 18 processor architectures and open standard application programming interfaces [18]. This combination enables the board to run Erlang code out of the box and lets users create IOT applications directly in that programming language. The different basic protocols supported by the GRiSP uses port-drivers or a Native-implemented Functions (NiF), thus the code of the drivers for the different PMod accessories can also be written in Erlang and requires to seldom go back to C code level. [17]

2.2 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is used in this thesis to communicate between the *GRiSP* 2 and the Pmod UWB. It was originally designed by the company Motorola, but it became so popular that we could argue that it became a *de facto* public protocol [19]. A SPI system is composed of one master, the microcontroller providing the clock signal, and one or multiple slaves, the integrated circuits that receive the clock signal from the master [20]. It's a communication protocol that works on 4 signal lines: a clock signal (SPICLK), a slave select signal (SPICSn), a data line from the master to the slave named Master Out-Slave In (MOSI), and a data line from the slave to the master named Master In-Slave Out (MISO). The specifications of the SPI bus can vary from microcontrollers and to get the description that corresponds to a specific application one should refer to the user manual or the datasheet of the specific chip in use [19]. In this framework, the naming conventions will be the ones used in the DW1000 datasheet [3].

When the master wants to send or read requested data from a slave, it has to pull the SPICSn line, activate the clock signal on the SPICLK line, send data over the MOSI line and read the data coming from the MISO line.

2.3 Pmod & DWM1000

The Pmods are modules that can be connected to the GRiSP boards with the different interfaces available. These modules can be sensors (e.g. accelerometer, temperature, ...) or actuators (e.g. RC-servos, ...). The GRiSP software provides Erlang drivers for most of the Pmods.

This thesis will focus on the Pmod UWB built by the company Stritzinger itself. It communicates with the *GRiSP* board through the 12 pins SPI interface of the board (SPI type 2A). The Pmod uses the DWM1000 module built by the company Decawave (now owned by the company Qorvo). The module on boards the DW1000 single chip Complementary metal–oxide–semiconductor (CMOS) UWB transceiver as well as other RF components [21]. The DW1000 like the DWM1000 is also manufactured by the company Decawave. In this thesis, even though we are working directly with the DWM1000, the actual operations are mostly performed on the DW1000.



Figure 2: DWM1000 (source: mouser.be)

Both the DWM1000 and the DW1000 are compliant with the IEEE 802.15.4-2011 UWB standard [1], which is a standard that defines the physical layer (PHY) and the MAC sublayer, for low-rate wireless personnal area networks (LR-WPAN) that are low-cost communication networks used to send data over a relatively short distance. Therefore, the physical layer of the DW1000 uses impulse radio and a modulation scheme that combines Burst Position Modulation (BPM) and Binary Phase-Shift Keying (BPSK). Additionally, the device support 6 channels, detailed in table 2.1.

Channel number	Center frequency (MHz)	Bandwidth (MHz)
1	3494.4	499.2
2	3993.6	499.2
3	4492.8	499.2
4	3993.6	1331.2
5	6489.6	499.2
7	6489.6	1081.6

Table 2.1: DW1000 channel table (Source: DW1000 user manual [2]	2)	
---	---	--	---	--

According to the DW1000 data sheet [3], the chip can be used to determine the location of another chip to a precision of 10 centimeters. Moreover, the chip also supports concurrent data transfer and precision location. Finally, It has an extended communication range up to 290 meters at 110 kbps and with 10% packet error rate (PER)

The *GRiSP* already supports numerous pmods using SPI for communication and each one of them has its own driver code. Reading and understanding how the driver of the pmod nav and pmod dio work was one of the first steps of this work to understand the interactions between the board and the pmod over SPI.




Figure 3: The pmod uwb (left) connected to the $GRiSP \ 2$ (right) board

2.3.1 Pmod drivers architecture of the *GRiSP*

The architecture of the drivers already implemented for the *GRiSP* pmods all take advantage of the **gen_server** behavior provided by Erlang which implements a client-server model [22]. In this model, the server manages a resource that multiple clients want to share. In our case, the driver will manage a resource, the pmod, that multiple processes can share. A client can make two kinds of requests to the server. They can make synchronous requests called *Call* or they can make asynchronous requests called *Cast*.

The gen_server behavior also keeps in memory the server state. In the code of the pmod nav, for example, that state is used to store information like the bus used to communicate, its registers, and a cache. all related to each component of the pmod [23].

Finally, a gen_server can be part of a supervision tree. In the case of the GRiSP, the driver processes are children of the supervisor grisp_devices_sup.

A supervisor is another Erlang behavior that supervises worker processes. More precisely, it keeps track of its different child processes and lets users define a restart strategy if one of them crashes [24]. Here, grisp_devices_sup uses the *one_for_one* strategy, which means that if a driver crashes, then only that one will be restarted. In other words, if the driver throws an uncaught error and stops. It is then restarted by the supervisor and there is no need to restart the *GRiSP* board manually.

2.3.2 DW1000 register set

Using the SPI interface, the master device is able to access the register set of the DW1000. It is organized in multiple register files with their own size and identified with their register file IDs. The register files can be read-only, write-only, both read-write, or have a different read-write configuration for the registers that compose them (called special read/write). Some register files are also part of the double receive buffer which allows the reception of a frame while the master device is reading the previously received frame.

There are different types of register files. They can contain multiple fields and bit flags, sub-registers, or some, like the transmission buffer, contain only one field. Sub-registers are identified and can be accessed with a sub-address. They can be used in an objective to optimize the read/write operations and access only the sub-register instead of the full register file. In some cases, these sub-addresses must be used to avoid writing reserved areas within the register files.

2.4 Ultra-Wideband (UWB)

According to the FCC, UWB is any signal with more than 500MHz bandwidth with a band within 3.1 and 10.6GHz that respects a specific spectrum mask. [25]. There are two types of UWB communication systems: pulse-based or multicarrier-based. Pulse-based systems generate a short burst of pulse at a specific time, while multicarrier-based uses multiple carriers at the same time to transmit the data [5].

This radio technology has multiple advantages. First, UWB is able to transmit high data rates by using very low power. Indeed, according to Shannon's formula (equation 2.1), you can increase the channel capacity C) (i.e how many bits per second can be transmitted without error over the channel) by increasing exponentially the transmitted power or by increasing linearly the bandwidth (BW)[5].

$$C = BW \log_2(1 + S/N) \tag{2.1}$$

This is very convenient for IOT devices with a small battery because they can send data with high throughput without using too much power.

Second, UWB enables location tracking with an accuracy of up to a few centimeters. In fact, one of the major features of UWB is the usage of the Timeof-Flight (ToF) to calculate the distance between devices. This method is made possible by the modulation method used to transmit the data. Since it uses narrow pulses that have clean edges, it allows determining precisely the arrival time and the distance even in the presence of multi-paths. This makes UWB 100 more precise than other technologies like Wi-Fi or Bluetooth. Moreover, due to its low latency, UWB technologies can be used for real-time location and is 50 times faster than GPS, which makes the tracking of fast-moving objects like drones possible. This technology has many applications in today's connected world. This could go from locating the key of your car in your house to locating people in a building in the case of an emergency. [6]

2.5 IEEE 802.15.4-2011

The IEEE 802.15.4-2011 standard [1] defines the PHY and the MAC sub-layer for communications inside LR-WPAN which are simple and low-cost networks used to send information over a short range. The main target of this standard is devices operating in a range of 10 meters with low-data-rate wireless connectivity with low power consumption requirements. It has the capacity of using 64-bits extended address or allocated 16-bits short address, low power consumption, etc. The upper layers like the network layer or the application layer aren't described in this standard, but standards like 6LoWPAN have been developed to operate on top of IEEE 802.15.4-2011.

This section will depict the standard as it is described in the standard definition [1] and as it is used by the DW1000 and explained in the annexes of its user manual [2].

A network running the IEEE 802.15.4-2011 standard can use two types of topologies: the star topology where devices are only allowed to communicate with one central controller or the peer-to-peer topology where all devices are allowed to communicate with any other as long as they are in range.

2.5.1 Ultra-Wideband PHY

The standard defines multiple PHY layers, the one that interests us in the context of this work is the UWB PHY because it is the one used by ultra-wideband devices and more particularly by the DW1000.




Figure 4: IEEE 802.15.4-2011 types of topologies (credits: IEEE[1])

The radio signals are based upon impulse radio signaling. The modulation scheme is BPM-BPSK, a combination of BPM and BPSK, and each symbol is composed of an active burst of UWB pulses. An UWB PHY frame is composed of 3 elements: a Synchronization header (SHR) preamble, a PHR, and a data field. The SHR itself is composed of 2 elements: a sync sequence (called preamble in the DW1000 user manual) and a Start of frame delimiter (SFD).




Figure 5: UWB PHY frame structure (credits: DW1000 user manual [2])

The SHR is made of a sequence of single pulses (either positive, negative, or none) determined by a preamble code composed of ternary symbols (1, -1, 0). The standard defines two lengths of preamble code and there are between 8 and 9 different codes per length and each code can only be used on specific channels. The codes are chosen such that the resulting symbol sequence has perfect periodic autocorrelation properties. Auto-correlation is a measure used in radar technologies to measure how similar a signal is to itself [26]. But, a further explanation of this property is outside the scope of this work. Nevertheless, according to the DW1000's user manual [2], this special structure of the preamble code allows the receiver to use multi-paths as an advantage to increase the operating range and also determine the arrival time of the first path.

The SFD marks the end of the preamble. The standard describes a "short SFD" for low and medium data rates and a "long SFD" used for faster data rates. Furthermore, the reception of the SFD marks the switch into BPM-BPSK modulation. When it comes to the DW1000, this event is used for the time-stamping of the reception of the frames. Indeed, the timestamp can be determined with high accuracy due to its deterministic characteristics combined with the determination of the first arriving ray [2].

After the SHR comes the PHR, it contains, among other fields, the length of the frame payload and it uses 6 parity bits (Single-error-correction double-error-detect (SECDED)) to detect any channel errors during its transmission

Bit 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
R 1	R0	L6	L5	L4	L3	L2	L1	L0	RNG	EXT	P 1	PO	C5	C4	C3	C2	C1	C 0
Dat Rat							Ranging Packet	Header Extension	Pream Durat			SECI	DED C	heck B	its			

Figure 6: PHR bit description (credits [1])

Finally, the last part of the UWB PHY is the actual data payload. It has a maximum size of 127 bytes. Like the PHR it is encoded using BPM-BPSK modulation and uses Reed Solomon code as Forward error correction (FEC). This section of the frame can be transmitted at data rates of 110 kbps, 850 kbps, 6.8Mbps, or 27Mbps (however, the DW1000 doesn't support a 27Mbps data rate).

2.5.2 MAC sub-layer

The MAC sub-layer is situated above the UWB-PHY layer. It is responsible, among other tasks, to manage the access to the radio channel. It also provides multiple features like beacon management, acknowledgment, etc. One possible option for the Personal Area Network (PAN) coordinator to control channel access is to use a superframe structure to bind the channel times. A superframe is delimited by beacon frames sent by the coordinator. The beacon frame is used to identify a PAN, synchronize the devices inside a PAN, and defines the structure of the superframe. A superframe can be divided into two parts. First, the contention access period (CAP), where devices compete with each other to communicate and use slotted Carrier-sense multiple access with collision avoidance (CSMA-CA). Second, the contention-free period (CFP), always situated at the end of the superframe, enables the coordinator to allocate guaranteed time slots (GTS) for applications with special needs like low-latency applications. Figure 7 shows an example of the structure of a superframe.

The MAC frames are put inside the data payload field of the UWB-PHY layer. A MAC frame is composed of three elements: a MAC header (MHR), a MAC




Figure 7: MAC Superframe (credits [1])

payload, and a MAC footer (MFR).

		N	/IAC Header (N	MAC Payload	MAC Footer (MFR)			
Frame Control	Sequence Number	Destination PAN Identifier	Destination Address	Source PAN Identifier	Source Address	Aux Security Header	Frame Payload	FCS
2 octets	1 octet	0 or 2 octets	0, 2 or 8 octets	0 or 2 octets	0, 2 or 8 octets	0, 5, 6 10 or 14 octets	Variable number of octets	2 octets

Figure 8: MAC frame and its fields (credits [2])

Bit	Bit	Bit	Bit	Bit	Bits	Bits	Bits	Bits
Oto	3	4	5	6	7 to 9	10 & 11	12 & 13	14 & 15
Fran Typ	Security Enabled	Frame Pending	ACK Request	PAN ID Compress	Reserved	Dest. Address Mode	Frame Version	Source Address Mode

Figure 9: The frame control of the MAC header and it (credits [2])

The MHR begins with a two bytes frame control field. It is there to identify the type of the frame and the structure of the MAC header. As figure 9 shows, the first three bits of the frame control indicate the type of frame. A frame can be of type beacon (2#000), data (2#001), acknowledgement (2#010), or MAC command (2#011) while the other value (2#1xx) are reserved. Bit #3 indicates if there are auxiliary security headers in the frame. Bit #4 indicates if there is more data to receive. Bit #5 specifies if the transmitter of the frame is expecting an acknowledgment from the receiver. Bit #6 is the PAN compression field. When it is set to one and both the destination and source addresses are present, only the destination PAN ID is present in the MAC header and the source PAN ID is assumed to be equal. Bits #7-9 are reserved. Bits #10-11 and Bits #14-15 are address compression fields. If their values are set to 2#00, then their corresponding PAN ID and address are not present in the MAC header. If their values are set to 2#10, then their corresponding address is a short address (16 bits). Finally, 2#01 is reserved and shouldn't be used, if their values are set to 2#11 then their corresponding address (64 bits).

Finally, the MAC frame is ended by the MFR which is two bytes long and is in fact a frame checking sequence (FCS) CRC used to determine if the frame is corrupted or not.

Chapter 3 Implementation of the driver

This chapter explains how the driver was built starting from the setup of the SPI clock and performing data exchange on the SPI line. Before performing read and write operations, and finally, being able to send and receive data using UWB. The file containing the API of the driver is called pmod_uwb.erl and is present in the appendix A.

3.1 Interaction with the pmod

Before interacting with the board, we have to determine the communication mode (i.e. SPI mode) defined by the pair of parameters: clock polarity (SPIPOL) and clock/data phase (SPIPHA). The SPIPOL determines on which level the clock idles while the SPIPHA will determine which operation is performed on each edge of the clock [19]. Table 3.1 describes the different SPI modes possible.

SPIPOL	SPIPHA	SPI mode	Description (from the master point of view)
0	0	0	Data is sampled on the rising (first) edge of
0	0	0	the clock and launched on the falling (second) edge
0	1	1	Data is sampled on the falling (second) edge of
0		1	the clock and launched on the rising (first) edge
1	0	2	Data is sampled on the falling (first) edge of
1	0	Z	the clock and launched on the rising (second) edge
1	1	3	Data is sampled on the rising (second) edge of
		0	the clock and launched on the falling (first) edge

Table 3.1: Different SPI modes (source: DW1000 data sheet[3])

Figure 10 shows the two possible interactions with the DW1000 when the SPIPHA is set to 1. The blue line represents when the data is launched and the red line represents when it's sampled on the MISO and MOSI lines.




Figure 10: DW1000 - SPIPHA = 1 (source: DW1000 data sheet [3])

If these settings are not set correctly, the data sent over the different lines won't be correctly interpreted at the other endpoint. For example, if the polarity isn't set correctly, we could observe a bit shift between the expected data and the actual value read by the GRiSP.

On the DW1000, these parameters can be set through the pin GPIO5 for SPIPOL and GPIO6 for SPIPHA. Thus, we have to check the schematics of the pmod UWB to see their inputs. In this case, both GPIO5 and GPIO6 are plugged into a 3V. Therefore, SPIPHA and SPIPOL both have a value of 1. Both of these pins are only sampled on the rising edge of the RSTn, which means that this pin should be pulled at the startup of the driver to configure correctly the clock settings. However, the DW1000 datasheet [3] states that this pin should be configured as high impedance, but the current GRiSP Erlang runtime library doesn't support this kind of setting yet. Consequently, since we are not able to pull the RSTn pin, SPIPOL and SPIPHA are never sampled and their values are equal to "0". Therefore the SPI mode is the number 0 where data is sampled on the rising edge of the clock and launched on the falling edge.

In the driver code, the SPI mode is represented by a record given at each transaction call.

-define(SPI_MODE, #{clock => {low, leading}}

Listing 3.1: SPI_MODE macro used to define the clock settings

When those values are set, we are ready to perform our first transactions on the SPI.

3.1.1 Transaction format

A transaction can be divided into 2 parts.

The first one, the transaction header, contains information about the type of transaction (either read or write), the register file targeted by the operation, and an eventual offset/sub-addressing.

The second one, the transaction body, contains either the data read from the DW1000 or the data that has to be written on the DW1000. In the case of a write operation, both parts are sent by the master. Otherwise, in the case of a read, the transaction header is sent by the master, and the transaction body is sent by the slave. Figure 11 gives a visualization of the different transactions.




Figure 11: Different SPI transactions (source: DW1000 user manual [2])

There are three types of headers that can be used to communicate with the DW1000. The first header (figure 12) is only one byte long. Bits 0-5 contain the register file ID, a hexadecimal value that identifies each register file of the DW1000. Bits #6 indicates if the header contains a sub-address. In the case of this header, its value is set to 0. Bit #7 indicates the type of operation.




Figure 12: One byte header (source: DW1000 user manual [2])

The second header (figure 13) is two bytes long and gives a short sub-indexing that indicates a sub-address in the register file. The first byte of this header is similar to the previous one except that bit #6 has now a value of "1" to indicate that a sub-index is present. Bits 0-6 of the second byte specify the short sub-indexing (ranges from 0x00 to 0x7F) and bit #7 which indicates that we are using an extended address is set to "0" for the 2 bytes header.




Figure 13: Two bytes header (source: DW1000 user manual [2])

The last header (figure 14) is three bytes long and gives a long sub-indexing which gives the possibility to use sub-addresses up to a value of 0x7FFF. To use this header, bit #7 of the second byte should be set to "1".




Figure 6: Three octet header of the long indexed SPI transaction

Figure 14: Three bytes header (source: DW1000 user manual [2])

3.1.2 Example

Let's take the example of a read operation performed on the register DEV_ID . This register is the device identifier and is hard-coded into the silicon of the chip. That makes it the perfect register to test how the driver interacts with the chip through the SPI interface because the expected result of the interaction is predictable. Furthermore, the user manual gives exactly the description of the transaction (Figure 15)




Figure 15: Description of a read operation performed on the DEV_ID register (source: DW1000 user manual [2]




Figure 16: Read transaction on DEV_ID showed on the logic analyser

Figure 16 shows the output of a logic analyzer during a read operation on DEV_ID . The logic analyzer is able to sample the different SPI lines and display the evolution of their values over time.

Channel 0, the first row is SPICSn. We can see that when the transaction starts, the line is pulled down and when the transaction is done, the line is pulled back up.

Channel 1 is the MOSI line. The first byte has a value of 0x00. This is the transaction header. Its value tells us that the operation is a read operation (bit #7 has value 0), without sub-index (bit #6 has value 0) on the register file DEV_ID which has the ID value of 0 (bits #5-0 have a value of 0). The 4 bytes following the header all have a value of 0xFF and should be ignored because a read operation is performed.

Channel 2 is the MISO line. The first byte has a value of 0xFF and should be ignored. Then the last three bytes sent by the pmod have a value of 0x3001CADE which is the value we are expecting to read from the register file.

Channel 3 is the SPICLK. We can clearly see for each byte of the transaction, eight pulses corresponding to the eight bits being sent or received over the MOSI or the MISO lines.

3.2 Mapping the registers

The second step of building the driver was to map the register to allow a user to read and write values from them. This part needs to be written with a lot of rigor because it this the stepping stone of all the operations that can be made on the pmod.

In the driver previously implemented by the *GRiSP* team, the pmod_nav and the pmod_dio are also using the SPI interface which was a great starting point to

understand how the driver had to be built. Even though the approaches of the two drivers are different, they both use Erlang maps as output to store the values read from the pmod or as input to store the values that have to be written. Since both driver approaches were equivalent and the pmod_dio was easier to understand, it was decided to use the same approach for the mapping of the DW1000. For example, the result of a read operation on the register file DEV_ID is: #{ridtag => "DECA", model => 1, ver => 3, rev => 0 } and if we want to write the value "1" in the sub-register TXSTRT of the register file SYS_CTRL , then the following map needs to be given in the arguments of the write API call: #{ txtstrt => 2#1 } (Note that the value is written in the binary form but it can also be written in the decimal form).

Additionally, as we are about to see in the following sections, the DW100 contains different types of registers. In the process of writing the driver and its API, extra care has been taken to write a consistent read/write API for every register file to make the implementation more user-friendly.

3.2.1 Errors in the user manual

During the mapping of the register, a few errors were noticed in the user manual of the DW1000 [2], here is the list of all of them and how they were solved:

- In the register map overview, the length of the register file DRX_CONF is 44 bytes. However, the sum of the size of the sub-registers present in the overview of the register file is 45 bytes. In the API provided by Qorvo [8], the size of the register file is also 44 bytes but one sub-register with a length of one byte, RXPACC_NOSAT isn't present. Since the API provided by Qorvo works and got tested, the information contained inside should overrule the ones in the user manual. Thus, its version got used in the driver of the pmod.
- In the user manual as well as in the API, the size of the register file RF_CONF is set to 58. However, if we take the offset of the last sub-register *LDOTUNE* and add its size, 5 bytes, we reach an offset of 0x35 or 53 in decimal. To match the information provided by the chip manufacturer and to compensate for the 5 remaining bytes, a placeholder was introduced at the end of the register file in its mapping.
- The subregister *RF_CONF* has a size of 3 bytes in the user manual, but in the API, it has a size of 4 bytes. In the driver of the pmod, its size has been set to 4 bytes too.
- In the user manual and the API, the size of the register file TX_CAL is 52 bytes. Yet, when we sum the size of all its sub-registers, we obtain a size of

12 bytes. Since the difference was too big, no placeholder got introduced and the size of the register is set to 12 bytes in the pmod driver

- The size of *OTP_IF* in the register overview as well as in the DW1000 API is set to 18. However, if we sum the size of its subregisters given in the user manual and also in the API, we reach 19 bytes. Thus, in the driver, the size has been set to 19 bytes too.
- The register file with the ID 0x2E has two names in the user manual. In the register map overview, it's called *LDE_CTRL* but in its description, it's called *LDE_IF*. Additionally, in the API of the driver provided by Qorvo, only *LDE_IF* is used. However, to avoid any confusion for a user, both names are accepted by the driver of the pmod.
- The size of *DIG_DIAG* given in the user manual and the API is 41 bytes. Nevertheless, the sum of the size of all its subregisters is equal to 38. Thus, this value was used in the driver
- The size of *PMSC* given in the user manual and the API is 48 bytes. However, if we sum the size of all its subregisters we reach a value of 41 bytes. Additionally, if we try to compute its size by checking the last offset of its subregister we reach 0x2B which is 43 in decimal. In the driver of the pmod, the used size is 43 bytes.

3.2.2 Read the registers

The API function to read a register is **read/1**. Its only parameter is an atom corresponding to the mnemonic of the register file we are trying to access. It will return a map of the different elements stored inside the register file and their values. Figure 17 shows an example of an API call for the register file *DEV_ID* and the returned value




Figure 17: Read API call on register *DEV_ID*

This function will send a request to the gen_server of the driver which will internally call the function read_reg/2. Its first parameter Bus is a reference to the opened SPI bus stored in the internal state of the gen_server. The second parameter is again the mnemonic of the register file we are trying to access. This internal function will call the function header/2 which builds the header of the transaction and returns it in binary format. It then calls grisp_spi:transfer/2 that returns the value contained in the register file in an Erlang bitstring format. Finally, the content of the bitstring is decoded using the function reg/3 which performs a pattern matching on the different fields contained in the bitstring and then stores them in a map.

It is important to note that the value returned by the pmod UWB are sent in little-endian and the default configuration of Erlang interprets bytes in big-endian. Therefore, for most of the registers, the byte order needs to be reversed before decoding them.

During the implementation, the choice was made to read register files fully and not letting the possibility for users to read individual sub-registers. The goal here was to have a reliable operation without performing any optimization using the register offsets as little as possible.

There are two special register files that have to be processed differently than others. First, TX_BUFFER is a write-only register, and reading its value during transmission could corrupt its values. Therefore, an error is thrown if read_reg/2 is called with tx_buffer is passed in the second parameter. Second, the LDE_IF or LDE_CTRL register has a size of 10Mb, and only 8 sub-registers are documented in the user manual with gaps that can reach 1026 bytes. Therefore, the choice was made to read each sub-register individually using the offsets of the different sub-registers and merge the results.

3.2.3 Write the registers

The API function to write a value in a register file is write/2. The first parameter is like in the write operation the mnemonic of the register file we are trying to access. The second parameter is a map similar to the one returned in the read operation but only containing the value the user wants to change.

2> pmod_uwb:write(panadr, #{pan_id => 16#DECA}).

Figure 18: Write API call on register PANADR

3> pmod_uwb:write(pmsc, #{pmsc_ctrl0 => #{sysclks => 2#01}}).

Figure 19: Write API call on register PMSC

Figure 18 and 19 show 2 examples of a writing operation on the pmod. The first one shows the operation on a "simple" register containing only two sub-fields: PAN_ID and $SHORT_ADDR$. Since PAN_ID is the only sub-field present in the map, the write operation will only modify that sub-field.

The second one performs the operation on a register file with a more complex structure. Indeed it is composed of multiple sub-registers containing multiple sub-fields. This is reflected in the map given in the parameter of the function by having a bigger depth than the one in Figure 18. Here, the write operation will be operated in the sub-register $PMSC_CTRL0$ of the register file PMSC by changing the value of the sub-field SYSCLKS by the binary value "01". Additionally, it is also possible to write inside multiple sub-fields of one register and also in multiple sub-registers in the same API call shown in figure 20

Figure 20: Write API call on register $\ensuremath{\textit{PMSC}}$ on multiple sub-registers and subfields

When a user wants to write a value in a register file, we must be careful to not overwrite values that are already present in the register file. Due to the nature of the SPI transaction, the minimum amount that someone can read or write from the device is one byte. This implies that if someone wants to change the value of a bit flag we need to write, at the minimum, 7 other bits that the user doesn't want to change. Thus we have to read their value first and write the same values alongside the changed bit flag. In the driver, in most of the cases, the choice was made that when the user wants to change a value inside a register file, the whole register file will be read and written again with the changed value. In some cases, this is not possible because of the configuration of the register file. Indeed, some register files either have read-only sub-register (for example AGC_CTRL) or reserved bytes that can't be overwritten (for example EXT_SYNC). In this case, each of their sub-registers is written individually. Additionally, since all of the sub-registers of these special register files are longer than one byte, instead of writing again all their values at each write, only the sub-registers targeted by a write will be written.

However, due to the choice that was made in the reading operation of only allowing reading register files in their entirety, we need to read the whole register file containing the sub-register and extract its values. Furthermore, since there is no guarantee that the values of a sub-register don't change between writes, the register file needs to be read each time we want to write in one of its sub-register. In other words, if a user wants to write simultaneously (i.e. on the same API call) inside n sub-registers, then the corresponding register file will be read n times.

Additionally, some register files like RX_BUFFER are read-only register files. If the user tries to write in those register files, an error will be thrown to protect their values.

Finally, the transaction body should be sent in little-endian. Thus, when the data is sent on the SPI interface, we must be sure that the endianness of the bytes has been changed.

3.3 Initialization of the pmod

After the startup of the $GRiSP \ 2$ board, the driver needs to be loaded and the DW1000 needs to be initialized. This section describes the different steps and how the initialization has been implemented.

3.3.1 Checking the connected device

The first thing to do during the loading is to check if the user selected the correct slot of the $GRiSP\ 2$ and connected the right pmod to it. After adding the driver process to the supervisor and opening the SPI bus, the driver checks the content of the register file DEV_ID with the ID 0x00. This read-only register file contains the register identification tag and model. With these 2 registers, we are able to check if the device is connected to the right device, the DW1000. Indeed the value of RIDTAG is constant over all Decawave parts and should always be 0xDECA and the value of MODEL should be 0x01 for the DW1000. If one of the values is different from the one expected, the driver throws an error and the initialization stops there.

3.3.2 Loading the leading edge algorithm

After checking if the connected device is the right one. The leading edge detection algorithm needs to be loaded from the ROM of the DW1000. This algorithm is responsible to find the first path of a transmitted message and to compute the timestamp of the reception. If the algorithm isn't loaded, it is still possible to perform message transmission if we deactivate the leading edge detection before the first reception. In that case, the RX timestamp won't be correct. Thus some algorithms like two-way ranging can't be performed because it relies on the timestamps to perform their measurements. Loading the algorithm from the ROM is done by following a precise procedure described in the user manual of the chip [2] and also in the examples for the C driver made by the company. Extra care must be taken when performing this operation because if the algorithm is activated but not loaded correctly at the reception of a packet, the chip can have unexpected behavior and get stuck in an undocumented state where data reception isn't possible anymore.

To load the algorithm, first, the value 0x301 needs to be written in the $PMSC_CTRL0$ sub-register of the PMSC register file. This writes the value 0x01 SYSCLKS and sets the value an undocumented bit to 1. Then, the value 0x8000 needs to be written in the sub-register OTP_CTRL which sets the value of the bit flag LDELOAD to 1. This will copy the microcode from the ROM to the RAM. Finally, the value 0x200 needs to be written in the sub-register $PMSC_CTRL0$

which puts sets back SYSCLKS to automatic mode and sets back the value of the undocumented bit to 0.

3.3.3 Writing optimal values

When the DW1000 turns on, some of the default values aren't set up on optimal values for performances. It is the job of the driver designer to overwrite these values before using the chip to send frames. The user manual describes how to perform that initialization if we use the default configuration of the chip. Since it was decided to stick with these default values, the driver follows those instructions, but if one decides to change the default transmission channel for example, other values should be written for optimal operations. Table 3.2 shows the different sub-registers to overwrite and the values that have to be written inside if we keep the default configuration of the DW1000.

Register file	Sub-register	Default value	New value	
AGC_CTRL	AGC_TUNE1	0x889B	0x8870	
AGC_CTRL	AGC_TUNE2	/	0x2502A907	
DRX_CONF	DRX_TUNE2	0x311E0035	0x311A002D	
LDE_CFG	LDE_CFG1	0xC	0xD	
LDE_CFG	(NTM sub-field)	UXC		
LDE_CFG	LDE_CFG2	0x0000	0x1607	
TX_POWER	N/A	0x1E080222	0x0E082848	
RF_CONF	RF_TXCTRL	DE1E3DE0	0x001E7DE0	
TX_CAL	TC_PGDELAY	0xC5	$0 \mathrm{xB5}$	
FS_CTRL	FS_PLLTUNE	0x46	0xBE	

Table 3.2: All the default values to overwrite

3.3.4 Writing custom configuration

After writing the optimal values, we still have to write some custom configurations that are either related to the pmod in itself or enable elements that are not turned on by default. The following list gives an explanation of each setting and its different effects.

1. Setting the sub-field PLLLDT to "1" to ensure that the PLL locks flags work correctly. The goal of this operation is to have better debugging and diagnostic capacities when a frame isn't correctly sent or received.

- 2. Setting the sub-fields *MSGP2* and *MSGP3* of the sub-register *GPIO_MODE* to "01". It indicates that the GPIO pins 2 and 3 are respectively operating as RXLED output and TXLED output.
- 3. Setting the sub-fields *MSGP0* and *MSGP1* of the sub-register *GPIO_MODE* to "01". It indicates that the GPIO pins 0 and 1 are respectively operating as RXOKLED output and SFDLED output.
- 4. Setting the sub-fields *GPDCE* and *KHZCLKEN* to a value of "1". *GPDCE* serves to enable the clock in charge of the feature that makes the LEDs blink. *KHZCLKEN* enables the kilohertz clock used by the same feature.
- 5. Setting the sub-field *BLNKEN* to a value of "1". Alongside the setup made in the three previous points, this bit enables the LED blinking functionality of the pmod. Even though they increase power consumption, being able to observe the LEDs blinking is a nice feature to have during development and especially when debugging.
- 6. Setting the value of the sub-field EVC_EN to "1" to enable event counters such as EVC_FFR which indicates the number of frames rejected by the frame filtering function. These counters are also great tools to have during debugging because they allow us to see what happened after a series of transmissions.
- 7. Setting the value of the sub-field TXPSR to "2#10" which changes the preamble symbols to 1024. This change is made because without modifying the preamble symbols settings, the auto-acknowledgment feature used in section 4 can't work.

3.3.5 Setting up SFD

As we've seen in the previous sections, the physical layer of IEEE 802.15.4 is divided into multiple fields. Among them, the SFD sequence marks the end of the preamble of the frame. The DW1000 manages that part of the physical layer by itself when we want to send a frame. However, if the auto-acknowledgment is the first frame transmitted after startup, the SFD sequence won't be initialized because its initialization is only done at the first user transmission request. Therefore, if we want the auto-acknowledgment to work right away after startup we need to trigger the loading of the sequence. The user manual explains that the most efficient way to perform that is to "simultaneously initiate and abort a transmission" which resolves into setting the value of the flags TXSTRT and TROFF to "1" simultaneously. Figure 21 shows how this operation is performed by the driver. Figure 21: Setup of the SFD inside the code

3.4 Transmission

The transmission and reception of UWB-PHY frames are the highest-level operations provided by the driver. At this level, it only treats the data payload as one single block of data that should be transmitted or received. It's the role of the higher layers to manage the eventual content and the structure of the payload. This section will explain in detail how these two operations are actually performed by the driver.

3.4.1 Sending a frame

The procedure to send a UWB-PHY frame is the following. First, we have to write the data inside the subregister TX_BUFFER .

Second, we have to set the value of a couple of sub-fields inside the register file SYS_CTRL . The sub-register TXBOFFS allows the user to specify an offset inside the transmission buffer indicating the first byte of the PHY payload. This allows further optimization but isn't used here and its value is set to 0. We also have to set the value of the sub-field TFLEN which indicates the size of the data portion of the frame plus a two bytes CRC. The DW1000 takes care of the computation of the CRC and **replace** the last two bytes of the payload by the newly computed CRC. Thus if we don't add these two bytes to the value written inside TFLEN, the actual data we are trying to send will be shortened by two bytes.

Third, we can trigger the start of the transmission by the DW1000 by writing the value "1" inside the sub-field TXSTRT of the register file SYS_CTRL .

Finally, we have to make sure that the transmission occurred correctly. This can be done by checking the event status bit TXFRS ("transmit frame sent") of the register file SYS_STATUS . This verification is performed by a recursive function. This function does a read request on SYS_STATUS and checks the value of TXFRS. If it is set to "0", then a recursive call is performed. Otherwise, if the value is set to "1", then the function returns ok and stops. The whole operation is operated synchronously and the calling API function won't return before the transmission has been performed.

At this stage, waiting for the completion of the transmission might seem useless because the frame is transmitted right away. However, in the case where frames are sent with a delay, this functionality is useful to avoid performing other operations (e.g. turning on the receiver) before the actual transmission of the frame.

On the driver, there are two functions available in the API: transmission/1 and transmission/2. They both take a bitstring in their first parameter but the second function allows the user to specify options for the transmission while the first one will use the default settings.

There are four options possible to set:

- wait4resp: It indicates that the receiver should be turned on after the transmission of a frame. The DW1000 will clear the bit after enabling the receiver, thus this setting must be set at every transmission of a frame that requires it. By default, this option is disabled.
- w4r_tim: It specifies the delay in microseconds between the transmission of a frame and the automatic enabling of the reception if wait4resp is enabled. This is useful in the case where some kind of delay between a request frame and its response is known (for example in the double-sided two-way ranging). It is set by default at 500µs and only used when wait4resp is enabled.
- txdlys: It enables the "transmitter delay sending" setting used to control precisely the transmission of a frame at a time specified in tx_delay. it is by default disabled and should be enabled for every transmission that requires the setting.
- tx_delay: It specifies the exact clock time when the transmission of the next frame should occur if txdlys is enabled. These two options are useful when the program needs to know the exact transmission time of a transmission.

These options are specified at the time of transmission for two reasons. First, this gives one more layer of abstraction which relieves the user from writing directly inside the register files.

Second, and most important, WAIT4RESP and TXDLYS are both bits that should be written at the same time (i.e. in the same SPI transaction) as TXSTRT.

In the beginning, the API was also able to take a String in the data argument. It was really useful in the first stages of the implementation of the transmission for testing purposes. However, as the development of the driver made progress, that option became more and more useless and was finally dropped from the API in the later versions

3.4.2 Receiving a frame

To perform a reception with the pmod UWB, the user can call two functions: transmit/0 and transmit/1. The first one is a simplification of the first one by

setting to false by default the parameter of the second one. This parameter: RXEnabled specifies if the reception has been enabled prior to the function call. This is because in some cases the reception can automatically be turned on after the transmission of a frame. This parameter is there to avoid trying to enable the reception a second time which might trigger some event status bit specifying an error during the reception of the frame before receiving the actual frame.

On the DW1000, the reception can be divided into different steps described in the DW1000 user manual [2]:

- 1. Preamble detection: During that period, the device will try to detect the preamble sequence by cross-correlating chunks of the preamble symbols. It is possible to enable and set a timeout to allow the receiver to stop the detection of the preamble. If the timeout is triggered, the event status bit *RXRFTO* will be set to "1" and the reception will be aborted. Otherwise, if it isn't enabled or isn't triggered, *RXPRD* is set to "1" and the procedure continues to the next step
- 2. Preamble accumulation and SFD detection: after the detection of the preamble, the device will accumulate the preamble symbols and look for a particular sequence of symbols, the SFD. If the SFD isn't detected before a certain time after the detection of the preamble, the reception is aborted and *RXSFDTO* is set to "1". Otherwise, *RXSFDD* is set to "1" and the process moves to the next step.
- 3. PHR demodulation: At this step, the DW1000 will demodulate and decode the PHR inside the received frame. The PHR provides information about the length of the data payload and the data rate that has to be used in the demodulation of the payload. The PHR also contains a SECDED error check sequence able to correct one bit errors and detect two bits errors but can't correct them. If a two bits error occurs, then *RXPHE* will be set to "1" and by default will abort the reception. Otherwise, *RXPHD* is set to "1" and we proceed to the next step.
- 4. Data demodulation: In this step the data payload of the PHY frame is demodulated, and passed through the Reed Solomon decoder. If it detects a non-correctable error, it will set RXFSL to "1" and by default abort the reception. Afterward, the CRC of the frame is computed and checked with the actual transmitted CRC. If the values match, then RXDFR and RXFCG are set to "1". These bits indicate that a frame has been received correctly. Otherwise, if the CRCs don't match, RXFCE will be set to "1".

As we can see above, during the reception of a frame, flags are set depending on the situation, and in most cases, the reception will be disabled on the chip when an error occurs. Therefore, during the reception of a frame, the driver has to check the status of the different error flags and the status of RXFCG which indicates the correct reception of a PHY frame. Also, these flags provide crucial information on the exact step where a reception failed. Additionally, if EVC_EN is set to "1", the DW1000 provides a register file with multiple sub-registers containing event counters that are incremented when specific errors occur. For example, the sub-register EVC_STO will count the number of times that a timeout occurred during the detection of the SFD.

The reception algorithm of the driver is quite simple. First, it will clear all the flags inside the register file SYS_CTRL that are related to the reception of a frame (error flags, timeout flags, and flags indicating a good operation). The driver performs this action because in some cases, some flags aren't reset by the chip when the reception is enabled. This can lead to a situation where the algorithm wrongly thinks that a frame has been received when it's not the case.

Second, if RXEnabled is set to false, then it performs a write in the sub-field RXENAB of the register file SYS_CTRL . This will turn on the antenna for reception.

Third, similarly to the transmission, the process will then call a recursive function that will check the value of the different error bit flags as well as the values of RXFCG and RXDFR. As long as none of these bits are set to one, the function will continue to perform recursive calls. If one of the error bits has a value of "1", the function will return the atom corresponding to the name of the sub-field. Otherwise, if RXFCG is set to one, the function will return ok. If a frame has been correctly received, the driver clears RXFCG by writing "1" inside of it. This is done because in some cases, when multiple frames were received, the bit wasn't reset when the reception was re-enabled. This made the driver believe that a correct reception occurred when it wasn't the case.

Finally, the driver pulls the received data from RX_BUFFER without the two CRC bytes and returns it in a tuple with the length of the payload minus the two last bytes.

At this stage, we could also reset the flags instead of doing it at the beginning of the reception. However, if we do that, that removes the debugging potential of these flags if something goes wrong during the operation. Additionally, another method is proposed in the code examples of the DW1000 API [8]. Indeed, the bits are cleared at the very end of the receptions in the main function. This method works but adds more load to the user who has to remember to perform the reset. Since the goal of the reception function is to totally abstract the whole operation from the user, the choice was made to hide the re-initialization of the flags inside the function call.

The user also has to be careful if reception/1 is called with RXEnabled set

to 'true' without the reception being enabled first (automatically or manually). Indeed, the function won't enable the reception and will be stuck in a loop because no status flag will be set to indicate an error or a reception. Consequently, the driver will have to be restarted manually. This situation can't be avoided with defensive programming because there is no way for the driver to see if the reception has been enabled or not.

Chapter 4 MAC layer

The DW1000 provides support for the MAC layer but it doesn't implement it. It's the role of the host system to do it. In the context of this work, the goal was to provide support for a potential GRiSP application sending and receiving MAC frames using the pmod UWB. These features are essential in the potential future implementation of upper-level layers like 6LoWPAN.

In this section, the support provided by the DW1000 and its different features will be explained. Then the construction and decoding process of the header and the frame control of a MAC frame will be detailed. Afterward, it will describe how the messages are sent using the pmod. Additionally, a concrete example of a message exchange using the automatic acknowledgment feature will be described. Finally, an analysis of different measurements done on this example will be provided.

4.1 DW1000 support

The different MAC layer hardware features supported by the DW1000 are described in its user manual [2]. This section will provide a description of them following the specifications described in that document.

4.1.1 Frame filtering

The DW1000 provides a frame filtering feature that will parse MAC frames respecting the IEEE 802.15.4-2011 standard. To work, it must be enabled by writing the value "1" inside the configuration bit *FFEN* inside the register file SYS_CFG . When the feature is turned on, at the reception of a frame, it will check it with a set of rules and either accept the frame or reject it. If the frame is rejected, then the bit flag *AFFREJ* will be put at a value of "1". The set of rules used to filter the frames described by the user manual is the following:

- 1. The type of the frame must match the ones allowed by the set of configuration bits inside SYS_CFG. For example, if only the configuration bit FFAD is set to "1", then the frame filtering will only accept MAC frames of type "Data".
- 2. The version of the MAC frame must be either 0x00 or 0x01.
- 3. If the destination PAN is present in the frame header, it has to be either the broadcast PAN ID (i.e. 0xFFFF) or it has to match the PAN ID saved inside the register file PANADR.
- 4. if the destination address is present, it must either be the short 16-bit broadcast address or match the short 16-bit address present in PANADR or match the 64-bit long address in EUI.
- 5. If the frame is a beacon frame, then it must come from the same PAN
- 6. The CRC must be correct

4.1.2 CRC generation and checking

On transmission, the DW1000 will compute the 2 CRC bytes of the MAC frame and include them at the end of the data payload. At the reception, it will compute the CRC of the received frame and compare it with the one received.

4.1.3 Automatic acknowledgement

With this feature, at the reception of a frame and if the settings are set correctly, the device will automatically send back an acknowledgment frame to the sender. In order to work, the frame filtering feature must be enabled on the receiver by setting FFEN to "1" in SYS_CFG . It must be set to accept the frame type that will be sent. Additionally, the receiver should also enable the auto-acknowledgment with AUTOACK set to "1". On the sender side, the MAC should be correctly formed and addressed per frame filtering rules and the acknowledgment request bit in the frame header should be set to "1".

The automatic acknowledgment feature of the DW1000 was one of the first features to be tested on the pmod once the transmission was working. Indeed, the feature gives instant feedback (acknowledgment or frame rejection) without passing through the driver which made testing easier. At first, the frame was hard-coded to understand how the feature was working and then the MAC layer got built around the feature.

4.2 MAC Header

To give support for the MAC layer, the program has to let the user encode and read MAC headers in an easy way. To do so, multiple options were possible.

First, use a function and have one parameter per possible field in the header. This solution could work but is quite tedious for the end user.

Second, regroup the fields in a tuple and put the tuple in the argument of the function. While this solution improves the first one because it avoids having a function with at least 13 parameters, its ergonomy isn't better. This is because the order of the parameters inside the tuple needs to be defined in advance. The user will have to memorize the order of all 13 parameters which is a great source of potential bugs.

Third, abstract the header and the frame control into 2 Erlang records. With this choice, the structure and the type of data used can be defined clearly and documented for later use. Furthermore, Erlang records can have default values. This means that the user doesn't have to specify every field if their default values match the intent of the user. For all these advantages, this solution was selected for the MAC layer of the pmod. Listing 4.1 gives the structure of the frame control record and listing 4.2 provides the one of the MAC header

```
-record(frame_control, {
          frame_type = ?FTYPE_DATA :: ftype(),
2
          sec_en = ?DISABLED :: flag(),
3
          frame_pending= ?DISABLED :: flag(),
4
          ack_req = ?DISABLED :: flag(),
5
          pan_id_compr = ?DISABLED :: flag(),
6
          dest_addr_mode = ?SHORT_ADDR :: addr_mode(),
7
          frame_version = 2#00 :: integer(),
8
          src_addr_mode = ?SHORT_ADDR :: addr_mode()}).
9
```

Listing 4.1: Frame control record

```
-record(mac_header, {
    seqnum = 0 :: integer(),
    dest_pan = <<16#FFFF:16>> :: addr(),
    dest_addr = <<16#FFFF:16>> :: addr(),
    src_pan = <<16#FFFF:16>> :: addr(),
    src_addr = <<16#FFFF:16>> :: addr()}).
    Listing 4.2: MAC header record
```

The encoding and decoding of the frame control are quite easy to perform since it has a fixed size. However, for the MAC header as a whole, these two operations need to be performed rigorously. Indeed depending on the settings set in the frame control, the size of some fields can change and some are even removed. Therefore, all the edge cases need to be checked. Because of that, some custom unit tests have been created to make sure that the functions were able to create and parse correctly MAC frames. The implementation of these tests can be found in appendix D. Furthermore, to avoid any comprehension mistakes in the tests, some of the frames tested are the ones used in the code example given by Qorvo in the DW1000 API [8]. Still, these tests don't cover all of the edge cases, but they are a great tool to have during the development of the MAC layer to make sure that the code works before having to run it on the GRiSP board connected to the DW1000 which provides little debugging help.

For the parsing of the MAC header, we know that in every case, the first two bytes are the one of the frame control and the third byte is the sequence number. For the remaining bytes, we need to parse the PAN id and address fields based on the settings of the frame control following this sequence of steps:

- 1. If the destination address is present, the next two bytes are the destination PAN ID and we can continue to parse the destination address (2). Otherwise, we can jump (3).
- 2. If we reached that point, it means that the destination address mode is either the short address or the extended address. If it's the short address then the next 2 bytes are the address. Otherwise, if it's the extended address, then the next eight bytes represent the address. Then we can continue to parse the source PAN ID (3).
- 3. Here, the situation is a bit more complex, and multiple situations are possible:
 - If the source address mode is set to 2#00, then neither the source PAN ID nor the source address is present in the header and the remaining bytes are the payload of the frame (if any) plus the CRC bytes.
 - If the source address mode isn't 2#00 and the PAN ID compression is disabled, then the next two bytes are the source PAN ID and we can go to (4).
 - If the source address mode isn't 2#00 and the PAN ID compression is enabled, then we need to check the destination address mode. If it isn't set to 2#00, then the source PAN isn't present and we jump to (4).
- 4. Source address: Similarly to the destination address, if the frame control settings of the destination address say that a short address is used, then the next 2 bytes are the source address. If it says that an extended address is used, then the next 8 bytes are the source address. Then, what's left over is the payload and the 2 bytes of CRC.

This whole parsing operation is performed in the internal private function: decode_addrs/3.

After the parsing, some missing values can be deduced based on the settings set in the frame control. Indeed, if the PAN ID compression is enabled, then we can deduce the missing PAN ID based on the PAN ID present in the header. Additionally, if the compression is disabled, in some specific cases, it is still possible to deduce the missing values. Indeed, in the case of a missing destination PAN ID and address, if the frame isn't an acknowledgment nor a beacon frame then the frame destination is the PAN coordinator with the same PAN ID as the source. Furthermore, if the source address mode is set to 2#00 and the frame isn't an acknowledgment, then its source is the PAN coordinator with the same PAN ID as the destination.

We must also be careful of the endianness of the fields. Indeed, the DW1000 works with big-endian fields. Thus, the encoding and decoding operations must take that into account when working with a MAC header.

4.3 Transmission

4.3.1 Sending

To send a MAC frame the user can use mac_send_data/3 and mac_send_data/4. The only difference between these two functions is that mac_send_data/3 will perform transmission with the default transmission settings while mac_send_data/4 lets the user define transmission settings useful for the MAC layer and the protocols on top of it like two way ranging. To use these functions, the user has to give the frame control and the MAC header as records and an Erlang bitstring for the payload. Since the CRC bytes are handled internally by the DW1000, they must not be included in the payload.

Internally, they are built on top of the transmission functions defined in section 3.4.1 so the only work for this layer is to build correctly the MAC frame based on the user choices for the frame control, the mac header and the payload. To do so, they call the internal function mac_frame/3 which will build the frame into a bitstring and then appends it with the payload. The function then calls transmit/2 which will send the MAC frame using the specified settings.

4.3.2 Receiving

To receive a MAC frame, the user can use either mac_receive/0 or mac_receive/1. These functions are also based on the reception functions described in section 3.4.1. Thus, their arguments represent whether or not, the reception has been enabled prior to the call of the function. They both return a tuple of three elements: the

frame control, the MAC header, and the payload. Since they call reception/1, these two functions are synchronous and won't return before the reception of a frame, a timeout, or a reception error.

4.4 Example: Using the automatic acknowledgment feature of the DW1000

This section will illustrate the utilization of the MAC layer with a GRiSP application. The setup needed is composed of two GRiSP 2 boards with a pmod UWB with the antenna at a distance of two meters.

One of the boards will be the *sender* and sends all the data frames and wait for the acknowledgment. The second board, the *receiver*, waits for data frames and automatically sends an acknowledgment frame to the sender. More precisely, the *sender* will send a total of n frames and after the transmission of each frame, it will automatically enable the reception and wait for the acknowledgment from the receiver. If a reception error or a timeout occurs, then the *sender* will try to send the frame again. If that retry process fails m times for the same frame, then an error is thrown and the experiment ends. On the *receiver* end, the auto-acknowledgment feature of the DW1000 is activated and it will wait for the reception of frames indefinitely and can only be stopped if the power is removed.

When the protocol was working under a stable network, some jitter got introduced within the *receiver* to test the ability of the sender to send back nonacknowledged frames. The jitter is simulated by getting a random number with rand:uniform/1 and if that number is equal to one, it executes timer:sleep(200) which suspends the process of the *receiver* for 200ms. This has the consequence to enable the reception too late and miss the frame sent by the *sender* and thus makes it send back the lost frame.

There are two versions of this example present in the appendix of this document and on GitHub. The first one ack_no_jitter (appendix C.1) performs the protocol described here without artificial jitter. The second one, ack:_jitter (appendix C.2) introduces jitter for about 25% of the frames. To run both of these examples, you have to set up a development environment as described in the *GRiSP* wiki¹. For both of them, the receiver has to be started by using test_receiver_ack/0 on one device. Then the sender has to be launched on the second one by using test_sender_ack/2 without forgetting to specify the number of frames to send during the exchange in the first argument and the size of the frames to send in the second one.

¹https://github.com/grisp/grisp/wiki/Setting-Up-a-Development-Environment

4.5 Measurements

When the exchange of frames is done, some statistics are shown to the user. An example of such a report can be seen in figure 22. This gives us an approximation of the capacities of the driver. The statistics shown are the following:

- The number of frames sent gives the total number of sent frames (successful or not)
- "Success rate": the ratio between the number of successful frames (i.e. with an ACK from the receiver) and the total number of frames sent
- "Error rate": the ratio between the number of frames with an error and the total number of frames sent
- "Data rate": the ratio between the total amount of data sent and the total execution time. This gives the number of bits per second sent in average over the whole execution
- "Total time": the total execution time

```
------
Sent 2004 frames - Success rate 0.998 (2000/2004) - Error rate 0.002 (4/2004)
Data rate 11080.9 b/s - In 167.494825 s
```

Figure 22: Example of the statistical report for an exchange of 2000 frames containing 116 bytes of data

The measurements were done with three different *GRiSP* applications: test_ack_no_jitter, test_ack_jitter both described previously and ack_fast_tx which tries to send each frame as fast as possible. Compared to the first two applications, ack_fast_tx writes a frame inside the *TX_BUFFER* once at the beginning of the execution and sends it repeatedly during the whole execution.

MAC data payload of 116 bytes to give a total MAC frame size of 127 bytes:							
Name	Total number of frame sent	Success rate	Data rate (bps)	Total time (s)			
test_ack_no_jitter	10002	1.000 (rounded)	32444.7	286.03			

 $\frac{0.580}{0.499}$

9515.9

12268.1

975.21

756.44

Table 4.1 gives some measurements done on the devices with their antenna put two meters apart. For each run, the devices tried to send 10000 frames with a MAC data payload of 116 bytes to give a total MAC frame size of 127 bytes:

Table 4.1: Measurements for an exchange of 10000 frames between two devices 2 meters apart

17228

20032

test_ack_jitter

ack fast tx

As we can see, the exchange of frames without any jitter is highly reliable as only one frame got lost during the whole execution. The measured data rate of 32.445 kbps is smaller than the maximum raw data rate described by IEEE 802.15.4-2011 [1]. Yet, the driver isn't optimized and leaves space for improvements, especially at the lower level when values are written in the registers. Additionally, the protocol used here makes the sender wait for an acknowledgment after the transmission of each data frame which makes the transmission quite robust but also slow. However, in reality, the MAC layer acknowledgments are rarely used to the profit of the ones in higher layers. For example, we could imagine a protocol implemented on top of the MAC layer where one acknowledgment is sent every nframe.

Another interesting point of these results shows that despite having a lower success rate than test_ack_jitter, ack_fast_tx is faster and has a better data rate. This can be explained by the fact that the frames are sent faster since ack_fast_tx doesn't have to encode and write the content of the MAC frame inside TX_BUFFER for each transmission and retransmission.

Chapter 5 Two way ranging

UWB has great multipath resolution capability [27] and doesn't suffer from multipath fading [4]. This ability provides a fine delay resolution property and makes this technology well-suited for time-of-arrival-based techniques to achieve accurate localization [28]. In fact, UWB systems are the most accurate time-based technique used in geolocation compared to narrowband systems like Bluetooth. This is due to the fact that the accuracy of the estimation of the time of arrival is directly proportional to the size of the bandwidth [29]

In this study, we use one particular ranging technique: two-way ranging. This technique is used here because the DW1000 provides facilities that enable such algorithms [2]. However, this isn't the only technique to perform ranging with UWB. Indeed, angle of arrival (AOA) based algorithms compute the position of an object based on the estimation of the signal reception angles. Additionally, RSS-based algorithms estimate the position of the target based on the signal strength. Moreover, time difference of arrival (TDOA) techniques measure the time difference of a signal on different reference points. Lastly, some hybrids techniques, combining multiple position techniques are possible, like using both GPS and UWB or even combining AOA algorithms with TDOA with an extended Kalman filter [30]. However, a detailed discussion about these methods is outside the scope of this work.

This chapter will first give some examples of different applications using two-way ranging with UWB. Before describing the two methods used, namely single-sided two-way ranging and double-sided two-way ranging. Then, it will explain the implementations of the two methods using the MAC layer built in chapter 4. Finally, it will analyze the measurements performed on the pmod UWB using these methods.

5.1 Methods

The methods presented here estimate the distance between two transceivers by computing the time of flight (TOF) during an exchange of messages. The formulas presented here are described in [2] and [31].

5.1.1 Single-sided two-way ranging

In this method, only two messages are exchanged between device A, the *initator*, and device B, the *responder*. The protocol starts with Device A sending a poll message at time TX_{poll} . Device B then receives it at time RX_{poll} and replies with a message at time TX_{resp} . Finally, device A receives the reply at time RX_{resp} . Figure 23 gives a full overview of the messages exchanged during the protocol.




Figure 23: Message exchanges of single sided two way ranging

With these four timestamps it is possible to find t_{round} and t_{reply} using the formulas 5.1

$$t_{round} = RX_{resp} - TX_{poll}$$

$$t_{reply} = TX_{resp} - RX_{poll}$$
(5.1)

Thus, we can find t_{tof} with 5.2:

$$t_{tof} = \frac{1}{2} * (t_{round} - t_{reply}) \tag{5.2}$$

Finally, the product of t_{tof} and the speed of light will give us the distance between the *initiator* and the *responder*.

This method has the advantage of being simple. Yet, since devices A and B compute t_{round} and t_{reply} with their own clocks, the method suffers greatly from the clock offset errors of the two local clocks from their nominal frequencies. As a result, the more t_{reply} is big, the more the error contained in \hat{t}_{tof} (the estimated time of flight based on the real observations) increases. For example, according to [2] if t_{reply} is equal to 500 μs and the clock error is equal to 5ppm, then the induced error in the time of flight estimation is equal to 1.25ns. This means that the error in the estimated distance is around 37cm. Therefore, if t_{reply} is too big, the estimated distance is too inaccurate to be used in a real application.

5.1.2 Double-sided two-way ranging

In double-sided two-way ranging, different protocols are possible. This work only explores the alternative double-sided two-way ranging presented in [31] and also displayed in the DW1000 user manual [2] as "double-sided two-way ranging with three messages".

The exchange of the first two messages is similar to the single-sided method. Device A sends the first message at time TX_{poll} and is received by device B at time RX_{poll} . Then device B sends the second message at time TX_{resp} and device A receives it at time RX_{resp} . Device A will then send the third and final message at time TX_{final} and device B receives it at time RX_{final} .

With these six timestamps, it is possible to compute the following time periods:

$$t_{round1} = RX_{resp} - TX_{poll}$$

$$t_{reply1} = TX_{resp} - RX_{poll}$$

$$t_{round2} = RX_{final} - TX_{resp}$$

$$t_{reply2} = TX_{final} - RX_{resp}$$
(5.3)

Additionally, we can define t_{round1} and t_{round1} in terms of t_{tof} , t_{reply1} and t_{reply2} :

$$t_{round1} = 2t_{tof} + t_{reply1}$$

$$t_{round2} = 2t_{tof} + t_{reply2}$$
(5.4)

We can multiply both t_{round1} and t_{round2} :

$$t_{round1} * t_{round2} = (2t_{tof} + t_{reply1}) * 2t_{tof} + t_{reply2}$$
(5.5)

If we isolate t_{tof} , it gives us:

$$t_{tof} = \frac{t_{round1} * t_{round2} - t_{reply1} * t_{reply2}}{t_{round1} + t_{round2} + t_{reply1} + t_{reply2}}$$
(5.6)

Finally, we can compute the distance between device A and device B by multiplying t_{tof} with the speed of light.

Figure 24 displays an overall picture of the whole exchange of messages.




Figure 24: Message exchanges of double sided two way ranging

Compared to single-sided two-way ranging, this method is less affected by clock offset errors. Indeed, according to the DW1000 user manual [2], even with a clock offset error of 20 ppm, the induced error in the time of flight estimation is in the order of the picoseconds. Yet, error analysis only based on clock drift errors doesn't provide the full picture, and other sources of errors still persist which influences the accuracy of the real measurements if they aren't mitigated. [31]

5.2 Implementations

The implementations of the two methods described here are based on the code provided by Qorvo in their implementation of the DW1000 driver [8] and on the information contained in the user manual [2]. The codes of the protocols are a simple translation of the code provided to the Erlang programming language using the API of the driver implemented in the last two chapters.

5.2.1 Single-sided two-way ranging

The implementation of the single-sided two-way ranging can be found in appendix C.4 It is composed of two processes that should be run on two different GRiSP boards. Both processes will by default try to perform 250 frame exchanges but this value can be changed by modifying the value of the macro NBR_MEASUREMENTS.

The first process, ss_initiator/0, is the *initator* of the protocol. It will send the *poll* message, receive the *response* from the *responder*, and compute the distance between the two boards. It starts by setting up the transmission and reception antenna delay. These values are added to the raw timestamps to compensate for the delay between the internal digital timestamp of the RMARKER and the actual time the RMARKER is at the antenna [2]. Afterward, the process will call the protocol loop and start performing the measurements. One iteration of the protocol loop performs the following steps:

- 1. Send the poll message, a MAC data frame with the payload value "GRiSP"
- 2. Receive the response message from the responder and extracts the timestamps values
- 3. Read the value of TX_STAMP and RX_STAMP , which represent the timestamp of the transmission of the poll message and the timestamp of the reception of the response respectively
- 4. Compute the value of t_{round} and t_{reply} in the device time units which are around 15.65 picoseconds
- 5. Get the clock offset ratio between the two devices computed by the DW1000 at the reception
- 6. Compute the time of flight by using equation 5.2 applied with a correction of the clock offset and by multiplying the result by 15.65e 12 to convert the value in DW1000 time unit in seconds

7. Compute the distance by multiplying the time of flight converted in seconds with the speed of light

The clock offset compensation is an addition by the Qorvo engineers in the DW1000 API example code [8] to increase the accuracy of the measurements by reducing the error induced by the difference of the clock frequencies of the two devices.

The second process, ss_responder/0 is the *responder* of the protocol. It will receive the *poll* message and responds with a message including the reception and transmission timestamps. Like the *initiator*, the process starts by setting up the antenna delay and then starts the protocol loop. One iteration of the loop performs the following steps:

- 1. Receive the poll message from the *initiator*
- 2. Read the reception timestamp of the poll message
- 3. Compute the delayed transmission time by adding $20000\mu s$ converted to the DW1000 time unit to the reception timestamp.
- 4. Write the delayed transmission time in DX_TIME
- 5. Compute the estimated transmission time with the antenna delay based on the delayed transmission time computed in the previous step
- 6. Send a MAC data frame containing the reception timestamp of the poll message and the estimated transmission timestamp of the response message

The delay added before the transmission of the response at step 3 is set to let enough time for the driver to perform steps 2 to 6 after the reception of the first message. If this value is smaller, the *responder* won't have the time to perform these steps before the planned transmission time and make the protocol fail.

5.2.2 Double-sided two-way ranging

Similarly to the single-sided two-way ranging, the double-sided two-way ranging protocol implementation is composed of two processes that should be run on two different *GRiSP* boards. Their implementation can be found in appendix C.5.

When the protocol starts, the boards will perform 250 measurements before providing the measurements of the exchange. However, this time, the computation of the distance is done in the *responder* instead of the *initiator*. Both processes start by setting up their antenna delay and then start their protocol loop. The protocol loop of the *initiator* performs the following operations:

- 1. Send the poll message to the *responder*
- 2. Receive the response message from the *responder*.
- 3. Read the transmission timestamp value of the poll message and the reception timestamp of the response message
- 4. Compute the delayed transmission time by adding to the reception timestamp, $30000\mu s$ converted to DW1000 time unit and write the result in DX_TIME
- 5. Compute the estimated transmission time of the final message by adding the antenna delay to the delayed transmission time computed in the previous step
- 6. Send a MAC data frame containing the transmission timestamp of the poll message, the reception timestamp of the response message, and the estimated transmission timestamp of the final message

The protocol loop of the *responder* performs the following operations:

- 1. Receive the poll message from the *initiator* and read the reception timestamp
- 2. Compute the delayed transmission time of the poll message by adding $30000 \mu s$ converted to DW1000 time units to the reception timestamp value and writes it in DX_TIME
- 3. Transmit the response message with a payload value set to "Resp_TX".
- 4. Receive the final message from the *initiator* and extract the different timestamps inside the data payload
- 5. Read the transmission timestamp of the response message and the reception timestamp of the final message
- 6. Compute r_{round1} , t_{round2} , t_{reply1} , t_{reply2} using the different timestamps as described in equation 5.3
- 7. Compute t_{tof} in seconds by using equation 5.6 and converting its result to seconds.
- 8. Compute the distance in meters between the two devices by multiplying t_{tof} with the speed of light

5.2.3 Counter wrap around

In some cases, for both methods, the measured distance can have a massive negative value. This is due to a wrap-around in one of the device counters during the exchange of messages. Consequently, one of the values computed either with equation 5.1 for the single-sided method or with equation 5.3 in the case of the double-sided method has a negative value. This could happen quite often because the counter wrap-around period of the clock is 17.2074 seconds. Therefore, in the implementation of both methods, the measurement performed is thrown away if the natural order of the timestamps isn't respected. For example, in single-sided two-way ranging, the result isn't saved if the reception timestamp of the response is smaller than the transmission timestamp of the polling message or if the polling message.

5.3 Measurements

The first series of measurements have been performed by placing the devices at a known distance without moving them during the whole operation. For each two-way ranging method, one measurement has been performed at 25cm, at 2m with a clear line of sight, and at 2.5m with a wall between the *initiator* and the *responder* (i.e. without a clear line of sight). Table 5.1 gives the results of these static measurements:

Type of Measure	Method	Average distance (m)	Standard deviation (m)	Minimum (m)	Maximum (m)
25cm	single sided	-0.6107	0.6827	-2.5945	0.6146
	double sided	-0.1942	0.1496	-0.4381	0.0983
2m clear	single sided	2.8383	0.4531	1.8274	3.9669
line of sight	double sided	2.0969	0.1516	1.8191	2.4192
2.5m no clear	single sided	1.8247	0.38775	1.401	2.5382
line of sight	double sided	2.2730	0.1464	1.9918	2.5996

Table 5.1: Different measurements results made with single-sided two-way ranging and double-sided two-way ranging

The first elements we can see from these results are the negative values at close range. They are probably linked to the fact that the devices are not fully calibrated.

Secondly, we can observe that the standard deviations of the double-sided twoway ranging methods are all within ~ 15cm. This shows that the measurements aren't too spread out. Additionally, when we look at the single-sided two-way ranging, the standard deviation of the three measures shows that the measurements are more spread out and thus less precise. The average distance measured is also way less precise even with the clock offset correction introduced by Qorvo. Yet, the average distances measured are all within the 1-meter range which is more accurate than expected with the long t_{reply} of the implementation.

Thirdly, we can see that even without a clear line of sight, the measured distance is still precise which corroborates with the results of [13].




Figure 25: Graph showing the measured distance

Finally, a last set of measures has been performed with the double-sided two-way ranging method. This time, compared to the previous measurements done, one

device moved during the execution of the protocol.

More precisely, at the start, the devices were placed at a distance of 30cm. Then one of the devices moved at a distance of 2m where it stayed for a short period of time. Finally, the board was moved again at a distance of 3m from the other device and stayed there until the end of the measurements.

The plot in figure 25 shows the evolution of the measured distance over time. On the graph, the different stages of the experiments are visible with two distinct plateaux.

Chapter 6

Conclusion

6.1 Future work

Even though the objectives of this thesis were met. The current implementation of the driver and MAC layer can still be improved. This section details the possible upgrades that could be applied.

6.1.1 Improvement of the driver

First of all, the driver could be optimized to increase the data rate of an exchange of frames between two devices. The read/write operations were written with the idea of having a reliable and uniform implementation, thus no optimization was applied. However, these two operations are used by all the upper layers, meaning that if they are slow they will also affect the performances of the operations above them. One possible enhancement could be that when a user writes a value in a register file, its whole content is read first, then the value is changed and finally the whole content is written again. This procedure works correctly but in the case where a user wants to change the value of a single-bit flag, this method is quite inefficient. One could try to optimize that process by using offset and requesting the least amount of bytes possible while reading the register file.

Second, a more precise calibration of the devices should be done to increase the accuracy of the measurements but also avoid negative values at close range.

Third, the transmission of a frame will be a central element of all the potential applications that could be built on top of the driver. For that reason, we don't want this operation to be a bottleneck for future implementations. A big improvement of that functionality would be to build a Native Implemented Function (NIF). This would give us the advantage of the speed of the C programming language, but also we would give more control over its execution. For example, we would be able to

give higher priorities on the hardware level to avoid preemption from the CPU.

Fourth, this work was more focused on having basic functionalities like transmission and reception working than applying possible optimization. However, power optimization is an important point of any low-power IoT applications. In the future, the driver should support the sleep and deep sleep functionalities of the DW1000 to reduce power consumption when the device is idle.

In addition, the DW1000 also supports a non-standard PHY packet size of 1023 bytes. Even though packets of this size don't comply with the IEEE 802.15.4-2011 standard anymore if the data rate isn't sufficient for a specific application, one can extend the driver to support this extended frame size.

Finally, the double buffering mode of the DW1000 wasn't exploited in this study and the current version of the driver doesn't support it. With this feature enabled, the DW1000 is able to receive a frame while the host system performs operations on previously received data and thus should increase the transmission data rate. For that reason, future work should extend the driver to enable data exchanges using the double buffering mode.

6.1.2 MAC layer

With the current implementation of the MAC layer, an application is only able to encode a MAC frame before the transmission, decode a received MAC frame, and use the AUTOACK functionality of the DW1000. However, this covers only a small area of the functionalities and the responsibilities of the layer. Some functionalities like CSMA-CA are crucial for any potential applications using a network of devices. Hence, it is primordial to extend this layer before building the upper layers.

Additionally, no security is implemented on the current MAC layer. Nevertheless, IOT security is something important as more and more IOT devices are present in our daily lives. Thus, this aspect of the MAC layer shouldn't be overlooked and security support should be implemented in a future extension of the MAC layer.

6.1.3 Upper layers

Since the DW1000 is IEEE 802.15.4-2011 compliant, any upper level supporting this standard could be implemented on top of this work. In particular, an implementation of 6LoWPAN on the *GRiSP* is something that would open the door to a lot of IoT applications needing low power communication over a network of nodes inside a PAN. The cards could, for example, carry other pmods to perform different measurements and use 6LoWPAN over UWB communications to send them to a border router.

In addition, on top of 6LoWPAN, the Thread protocol is used by big companies in the IOT industry. Implementing the protocol on GRiSP could make the card interoperable with smart home solutions already available in the market.

6.1.4 Adaptation of the *GRiSP* toolchain

The DW1000 allows the host to trigger a reset through the RSTn pin. Additionally, as described in section 3.1, on the rising edge of the signal, the GPIO 5 and 6 (controlling the SPIPOL and SPIPHA) are sampled. However, according to the DW1000 datasheet [3], the GPIO pin controlling the RSTn line should be configured as high-impedance. This type of setting for the pins of the $GRiSP \ 2$ isn't supported yet by the GRiSP runtime library and the GRiSP toolchain. Indeed, currently, $GRiSP \ 2$ uses a static Flattened Device Tree (FDT) to configure the hardware through the RTEMS Board Support Packages (BSP) and the bootloader. To let a user change the settings of a single pin at the initialization of a driver, future work should adapt the toolchain to support FDT overlays which will allow overwriting entries of the FDT to correctly setup the GPIO pin and then trigger a reset on the DW1000.

6.2 Results

To conclude, this thesis displays a successful implementation of a driver for the new pmod UWB built by the company Peer Stritzinger GMbH. On top of this, a simple MAC layer has been developed to send and receive MAC frames. The measurements performed on that layer showed that the current implementation is already able to achieve transmission at a data rate of 324443.7 bps (32.44 kb/s). Using the implemented MAC layer, it was then possible to perform two-way ranging with the single-sided two-way ranging and double-sided two-way ranging methods. Once again, the different measurements done with both methods were satisfying. The single-sided method revealed to be more precise than expected due to the introduction of the carrier integrator value by the engineer of Qorvo in their own implementation of the method and used as a basis in this work. Furthermore, the results of the double-sided methods showed a great ranging accuracy with a relatively small standard deviation within a sample of static measurements. Additionally, the results provided by both methods on ranging operations without a clear line of sight are consistent with the literature and show the ability of the UWB technology to penetrate through obstacles and achieve data transmission and accurate ranging operations.

All the code of the driver, the upper layers, and the examples used in this thesis can be found in the appendix of this document as well as on the GitHub repository of this work ¹.

¹https://github.com/GwendalLaurent/pmod_uwb

Chapter 7

Bibliography

- IEEE Computer Society, "IEEE Standard for Local and metropolitan area networks-Part 15.4: Low-Rate Wireless Personal Area Networks (LR-WPANs)," *IEEE Std 802.15.4-2011 (Revision of IEEE Std 802.15.4-2006)*, pp. 1–314, 2011.
- [2] DW1000 user manual, Decawave (Qorvo), 2017, version 2.18.
- [3] Qorvo, "DW1000 datasheet," 2017, rev. 2.22.
- [4] Win, Moe Z and Scholtz, Robert A, "On the robustness of ultra-wide bandwidth signals in dense multipath environments," *IEEE Communications letters*, vol. 2, no. 2, pp. 51–53, 1998.
- [5] R. S. Kshetrimayum, "An introduction to UWB communication systems," *IEEE Potentials*, vol. 28, no. 2, pp. 9–13, 2009.
- [6] Getting Back to Basics with Ultra-Wideband (UWB), Qorvo, May 2021, White paper.
- "Samsung Ultra-Wideband With [7] Samsung, Announces Chipset Centimeter-Level Accuracy for Mobile and Automotive Devices," [Online]. Available: https://news.samsung.com/global/ 21/03/2023. samsung-announces-ultra-wideband-chipset-with-centimeter-level-accuracy
- [8] Qorvo, "DW1000 API with STM32F10x Application Examples." [Online]. Available: https://www.qorvo.com/products/d/da008000
- [9] S. Kalbusch, V. Verpoten, and P. Van Roy, "The Hera framework for faulttolerant sensor fusion on an Internet of Things network with application to inertial navigation and tracking," Ph.D. dissertation, Master's thesis. UCLouvain. http://hdl. handle. net/2078.1/thesis: 30740, 2021.

- [10] S. Bojabza and P. Van Roy, "Protocol stack for 802.15. 4 based personal network (6LoWPAN)[GRiSP project with Stritzinger]."
- [11] Yang, Liuqing and Giannakis, Georgios B, "Ultra-wideband communications: an idea whose time has come," *IEEE signal processing magazine*, vol. 21, no. 6, pp. 26–54, 2004.
- [12] Porcino, Domenico and Hirt, Walter, "Ultra-wideband radio technology: potential and challenges ahead," *IEEE communications magazine*, vol. 41, no. 7, pp. 66–74, 2003.
- [13] Li, Jing and Zeng, Zhaofa and Sun, Jiguang and Liu, Fengshan, "Through-wall detection of human being's movement by UWB radar," *IEEE Geoscience and Remote Sensing Letters*, vol. 9, no. 6, pp. 1079–1083, 2012.
- [14] Macoir, Nicola and Bauwens, Jan and Jooris, Bart and Van Herbruggen, Ben and Rossey, Jen and Hoebeke, Jeroen and De Poorter, Eli, "Uwb localization with battery-powered wireless backbone for drone-based inventory management," *Sensors*, vol. 19, no. 3, p. 467, 2019.
- [15] Yao, Leehter and Wu, Yeong-Wei Andy and Yao, Lei and Liao, Zhe Zheng, "An integrated IMU and UWB sensor based indoor positioning system," in 2017 International Conference on Indoor Positioning and Indoor Navigation (IPIN). IEEE, 2017, pp. 1–8.
- [16] Kamel Boulos, Maged N and Berry, Geoff, "Real-time locating systems (RTLS) in healthcare: a condensed primer," *International journal of health geographics*, vol. 11, no. 1, pp. 1–8, 2012.
- [17] GRiSP, "GRiSP technical specifications," https://www.grisp.org/specs/, 2021.
- [18] RTEMS, "RTEMS real time operating system (RTOS)," https://www.rtems. org/, 2021.
- [19] F. Leens, "An introduction to I 2 C and SPI protocols," *IEEE Instrumentation & Measurement Magazine*, vol. 12, no. 1, pp. 8–13, 2009.
- [20] AN991/D: Using the Serial Peripheral Interface to Communicate Between Multiple Microcomputers, NXP Semiconductors, 2002, rev. 1.
- [21] Qorvo, "DWM1000 datasheet," 2016, rev. 1.8.
- [22] Ericsson, "gen_server Behaviour," 2023. [Online]. Available: https://www.erlang.org/doc/design_principles/gen_server_concepts. html#synchronous-requests---call

- [23] GRiSP, "grisp," https://github.com/grisp/grisp, 2023.
- [24] Fred Hebert, "Who Supervises The Supervisors?" n.d. [Online]. Available: https://learnyousomeerlang.com/supervisors
- [25] G. R. Aiello and G. D. Rogerson, "Ultra-wideband wireless systems," *IEEE microwave magazine*, vol. 4, no. 2, pp. 36–47, 2003.
- [26] Correlation. John Wiley Sons, Ltd, 2000, ch. 9, pp. 349–392. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/047120059X.ch9
- [27] Win, Moe Z and Scholtz, Robert A, "Impulse radio: How it works," IEEE Communications letters, vol. 2, no. 2, pp. 36–38, 1998.
- [28] Dardari, Davide and Conti, Andrea and Ferner, Ulric and Giorgetti, Andrea and Win, Moe Z, "Ranging with ultrawide bandwidth signals in multipath environments," *Proceedings of the IEEE*, vol. 97, no. 2, pp. 404–426, 2009.
- [29] Ghavami, Mohammad and Michael, Lachlan and Kohno, Ryuji, Ultra wideband signals and systems in communication engineering. John Wiley & Sons, 2007.
- [30] A. Alarifi, A. Al-Salman, M. Alsaleh, A. Alnafessah, S. Al-Hadhrami, M. A. Al-Ammar, and H. S. Al-Khalifa, "Ultra wideband indoor positioning technologies: Analysis and recent advances," *Sensors*, vol. 16, no. 5, p. 707, 2016.
- [31] C. Lian Sang, M. Adams, T. Hörmann, M. Hesse, M. Porrmann, and U. Rückert, "Numerical and experimental evaluation of error estimation for two-way ranging methods," *Sensors*, vol. 19, no. 3, p. 616, 2019.

Appendix A

Driver code

```
1 -define(ENABLED, 2#1).
2 -define(DISABLED, 2#0).
3 -type flag() :: ?DISABLED| ?ENABLED.
5 -type miliseconds() :: integer().
6 % w4r_tim is the delay between the tx is done and the moment the
     rx will be enabled (it is not a timeout)
7 -record(tx_opts, {wait4resp = ?DISABLED:: flag(), w4r_tim = 0 ::
     miliseconds(), txdlys = ?DISABLED:: flag(), tx_delay = 300 ::
     integer()}).
8
9 % map the r/w bit of the transaction header
10
11 -type writeOnly() :: tx_buffer.
12 -type readOnly() :: dev_id | sys_time | rx_finfo | rx_buffer |
     rx_fqual | rx_ttcki | rx_ttcko | rx_time | tx_time | sys_state
     | acc mem.
```

Listing A.1: pmod_uwb.hrl

```
1 -module(pmod_uwb).
2 -behaviour(gen_server).
3
4 %% API
5 -export([start_link/2]).
6 -export([init/1, handle_call/3, handle_cast/2]).
7 -export([read/1, write/2, write_tx_data/1, get_received_data/0,
        transmit/1, transmit/2, wait_for_transmission/0, reception/0,
        reception/1]).
8 -export([set_frame_timeout/1]).
9 -export([softreset/0, clear_rx_flags/0]).
10
11 -compile({nowarn_unused_function, [debug_read/2, debug_write/2,
        debug_write/3, debug_bitstring/1, debug_bitstring_hex/1]}).
```

```
12
13 % Include for the record "device"
14 -include("grisp.hrl").
15
16 -include("pmod_uwb.hrl").
17
18 % Define the polarity and the phase of the clock
19 -define(SPI_MODE, #{clock => {low, leading}}).
20
21 -define(WRITE_ONLY_REG_FILE(RegFileID), RegFileID == tx_buffer).
22 -define(READ_ONLY_REG_FILE(RegFileID), RegFileID==dev_id;
     RegFileID==sys_time; RegFileID==rx_finfo; RegFileID==rx_buffer;
      RegFileID==rx_fqual; RegFileID==rx_ttcko;
                                          RegFileID==rx_time;
23
     RegFileID==tx_time; RegFileID==sys_state; RegFileID==acc_mem).
24
25 % The congifurations of the subregisters of these register files
     are different (some sub-registers are RO, some are RW and some
     have reserved bytes that can't be written)
26 % Thus, some registers files require to write their sub-register
     independently => Write the sub-registers one by one instead of
     writting the whole register file directly
27 -define(IS_SRW(RegFileID), RegFileID==agc_ctrl; RegFileID==
     ext_sync; RegFileID==ec_ctrl; RegFileID==gpio_ctrl; RegFileID==
     drx_conf; RegFileID==rf_conf; RegFileID==tx_cal;
                              RegFileID==fs_ctrl; RegFileID==aon;
28
     RegFileID==otp_if; RegFileID==lde_if; RegFileID==dig_diag;
     RegFileID==pmsc).
29
30 -define(READ_ONLY_SUB_REG(SubRegister), SubRegister==irqs;
     SubRegister==agc_stat1; SubRegister==ec_rxtc; SubRegister==
     ec_glop; SubRegister==drx_car_int;
                                            SubRegister==rf_status;
31
     SubRegister==tc_sarl; SubRegister==sarw; SubRegister==
     tc_pg_status; SubRegister==lde_thresh;
                                            SubRegister==lde_ppindx;
32
     SubRegister==lde_ppampl; SubRegister==evc_phe; SubRegister==
     evc_rse; SubRegister==evc_fcg;
                                            SubRegister == evc_fce;
33
     SubRegister==evc_ovr; SubRegister==
     evc_sto; SubRegister==evc_pto;
                                            SubRegister == evc_fwto;
34
     SubRegister==evc_txfs; SubRegister==evc_hpw; SubRegister==
     evc_tpw).
35
  -type regFileID() :: atom().
36
37
38
39 %--- API
```

```
40
41 %% @private
42 start_link(Connector, _Opts) ->
      gen_server:start_link({local, ?MODULE}, ?MODULE, Connector, []
43
     ).
44
45
46 %%
47 %% @doc read a register file
48 %%
49 %% === Example ===
50 %% To read the register file DEV_ID
51 %% ...
52 %% 1> pmod_uwb:read(dev_id).
53 %% #{model => 1,rev => 0,ridtag => "DECA",ver => 3}
54 %% ,,,
55 %% @end
56 %%
57 -spec read(RegFileID :: regFileID()) -> map() | {error, any()}.
58 read(RegFileID) when ?WRITE_ONLY_REG_FILE(RegFileID) ->
      error({read_on_write_only_register, RegFileID});
59
60 read(RegFileID) -> call({read, RegFileID}).
61
62 %%
63 %% @doc Write values in a register
64 %%
65 %% === Examples ===
66 %% To write in a simple register file (i.e. a register without any
      sub-register):
67 %% ....
68 %% 1> pmod_uwb:write(eui, #{eui => 16#AAAAABBBBBBBBB}).
69 %% ok
70 %% ,,,
71 %% To write in one sub-register of a register file:
72 %% ....
73 %% 2> pmod_uwb:write(panadr, #{pan_id => 16#AAAA}).
74 %% ok
75 %% '''
_{76} %% The previous code will only change the values inside the sub-
     register PAN_ID
77 %%
```

```
_{78} %% To write in multiple sub-register of a register file in the
      same burst:
79 %% ‹‹‹
80 %% 3> pmod_uwb:write(panadr, #{pan_id => 16#AAAA, short_addr =>
      16\#BBBB).
81 %% ok
82 %% ,,,
83 %% Some sub-registers have their own fields. For example to set
      the value of the DIS_AM field in the sub-register AGC_CTRL1 of
      the register file AGC_CTRL:
84 %% ‹‹‹
85 %% 4> pmod_uwb:write(agc_ctrl, #{agc_ctrl1 => #{dis_am => 2#0}}).
86 %% ,,,
87 %% @end
88 %%
89 -spec write(RegFileID :: regFileID(), Value :: map()) -> ok | {
      error, any()}.
90 write(RegFileID, Value) when ?READ_ONLY_REG_FILE(RegFileID) ->
       error({write_on_read_only_register, RegFileID, Value});
91
92 write(RegFileID, Value) when is_map(Value) ->
93
      call({write, RegFileID, Value}).
94
95 %%
96 %% @doc Writes the data in the TX_BUFFER register
97 %%
98 %% Value is expected to be a <b>Binary</b>
99 %% That choice was made to make the transmission of frames easier
      later on
100 %%
101 %% === Examples ===
102 %% Send "Hello" in the buffer
     ....
103 %%
104 %% 1> pmod_uwb:write_tx_data(<<"Hello">>).
105 %% ,,,
106 %% @end
107 %%
108 -spec write_tx_data(Value :: binary()) -> ok | {error, any()}.
109 write_tx_data(Value) -> call({write_tx, Value}).
110
111 %%
112 %% @doc Retrieves the data received on the UWB antenna
```

```
113 %% @returns {DataLength, Data}
114 %% @end
115 %%
116 -spec get_received_data() -> {integer(), bitstring()} | {error,
      any().
117 get_received_data() -> call({get_rx_data}).
118
119 %%
120 %% @doc Transmit data with the default options (i.e. don't wait
      for resp, no delayn ...)
121 %%
122 %% === Examples ===
123 %% To transmit a frame:
124 %% ‹‹‹
125 %% 1> pmod_uwb:transmit(<Version:4, NextHop:8>>).
126 %% ok.
127 %% ,,,
128 %% @end
129 %%
130 -spec transmit(Data :: bitstring()) -> ok | {error, any()}.
131 transmit(Data) when is_bitstring(Data) ->
      call({transmit, Data, #tx_opts{}}),
132
      wait_for_transmission().
133
134
135 %%
136 %% @doc Performs a transmission with the specified options
137 %%
138 %% === Options ===
139 \% * wait4resp: It specifies that the reception must be enabled
      after the transmission in the expectation of a response
140 %% * w4r-tim: Specifies the turn around time in microseconds. That
      is the time the pmod will wait before enabling rx after a tx.
      Note that it won't be set if wit4resp is disabled
141 %% * txdlys: Specifies if the transmitter delayed sending should
      be set
142 %% * tx_delay: Specifies the delay of the transmission (see
     register DX_TIME)
143 %%
144 %% === Examples ===
145 %% To transmit a frame with default options:
146 %% ‹‹‹
```

```
147 %% 1> pmod_uwb:transmit(<Version:4, NextHop:8>>, #tx_opts{}).
148 %% ok.
149 %% ,,,
150 %% @end
151 %%
152 transmit(Data, Options) ->
       case Options#tx_opts.wait4resp of
           ?ENABLED -> clear_rx_flags();
154
             -> ok
155
           -
       end,
156
       call({transmit, Data, Options}),
157
       case read(sys_status) of
158
           #{hdpwarn := 2#1} -> error({hdpwarn});
159
           _ -> ok
160
       end,
161
       wait_for_transmission().
162
163
164 %% Wait for the transmission to be performed
_{165} %% usefull in the case of a delayed transmission
166 wait_for_transmission() ->
       case read(sys_status) of
167
           #{txfrs := 1} -> ok;
168
           _ -> wait_for_transmission()
169
170
       end.
171
172 %%
173 %% @doc Receive data using the pmod
174 %% @equiv reception(false)
175 %%
176 %% @end
177 %%
178 -spec reception() -> {integer(), bitstring()} | {error, any()}.
179 reception() ->
      reception(false).
180
181
182 %%
                      _____
183 %% @doc Receive data using the pmod
184 %%
_{185} %% The function will hang until a frame is received on the board
186 %%
187 %% The CRC of the received frame <b>isn't</b> included in the
```

```
returned value
188 %%
189 %% @param RXEnabled: specifies if the reception is already enabled
       on the board (or set with delay)
190 %%
191 %% === Example ===
192 %% ‹‹‹
193 %% 1> pmod_uwb:reception().
194 %% % Some frame is transmitted
195 %% {11, <<"Hello world">>}.
196 %% ,,,
197 %% @end
198 %%
199 -spec reception(RXEnabled :: boolean()) -> {integer(), bitstring()
      } | {error, any()}.
200
   reception(RXEnabled)
                          ->
       if not RXEnabled -> enable_rx();
201
          true -> ok
202
203
       end.
       case wait_for_reception() of
204
            ok -> % write(sys_status, #{rxfcg => 1}),
205
                  get_received_data();
206
            Err -> Err
207
       end.
208
209
210
211 %% Oprivate
212 enable_rx() ->
       % io:format("Enabling reception~n"),
213
       clear_rx_flags(),
214
       call({write, sys_ctrl, #{rxenab => 2#1}}).
215
216
217 wait_for_reception() ->
       % io:format("Wait for resp~n"),
218
       case read(sys_status) of
219
           #{rxrfto := 1} -> rxrfto;
220
            \#\{\text{rxphe} := 1\} \rightarrow \text{rxphe};
221
            #{rxfce := 1} -> rxfce;
222
            #{rxrfsl := 1} -> rxrfsl;
223
            #{rxpto := 1} -> rxpto;
224
            #{rxsfdto := 1} -> rxsfdto;
225
            #{ldeerr := 1} -> ldeerr;
226
            #{affrej := 1} -> affrej;
227
            #{rxdfr := 0} -> wait_for_reception();
228
            #{rxfce := 1} -> rxfce;
229
            #{rxfcg := 1} -> ok;
230
            #{rxfcg := 0} -> wait_for_reception();
231
```

```
% #{rxdfr := 1, rxfcg := 1} -> ok; % The example driver
232
     doesn't do that but the user manual says that how you should
      check the reception of a frame
       _ -> error({error_wait_for_reception})
233
234
      end.
235
236 %%
237 %% @doc Set the frame wait timeout and enables it
238 %% @end
239 %%
240 -spec set_frame_timeout(Timeout :: miliseconds()) -> ok.
241 set_frame_timeout(Timeout) ->
    write(rx_fwto, #{rxfwto => Timeout}),
242
     write(sys_cfg, #{rxwtoe => 2#1}). % enable receive wait
243
     timeout
244
245 %%
246 %% @doc Performs a reset of the IC following the procedure
     described in section 7.2.50.1
247 %%
248 %% @end
249 %%
250 softreset() ->
     write(pmsc, #{pmsc_ctrl0 => #{sysclks => 2#01}}),
251
      write(pmsc, #{pmsc_ctrl0 => #{softrest => 16#0}}),
252
      write(pmsc, #{pmsc_ctrl0 => #{softreset => 16#FFF}}).
253
254
255
256 clear_rx_flags() ->
     write(sys_status, #{rxsfdto => 2#1, rxpto => 2#1, rxrfto =>
257
     2#1, rxrfsl => 2#1, rxfce => 2#1, rxphe => 2#1, rxprd => 2#1,
     rxdsfdd => 2#1, rxphd => 2#1, rxdfr => 2#1, rxfcg => 2#1}).
258
259 %--- Callbacks
                    _____
260
261 %% Oprivate
262 init(Slot) ->
263 % Verify the slot used
264 case {grisp_hw:platform(), Slot} of
```

```
{grisp2, spi2} -> ok;
265
           {P, S} -> error({incompatible_slot, P, S})
266
       end,
267
       grisp_devices:register(Slot, ?MODULE),
268
       Bus = grisp_spi:open(Slot),
269
       case verify_id(Bus) of
270
           ok -> softreset(Bus);
271
           Val -> error({dev_id_no_match, Val})
272
       end,
273
       ldeload(Bus),
274
       write_default_values(Bus),
275
       config(Bus),
276
       setup_sfd(Bus),
277
       {ok, #{bus => Bus}}.
278
279
280 %% Oprivate
281 handle_call({read, RegFileID}, _From, #{bus := Bus} = State) -> {
      reply, read_reg(Bus, RegFileID), State};
282 handle_call({write, RegFileID, Value}, _From, #{bus := Bus} =
      State) -> {reply, write_reg(Bus, RegFileID, Value), State};
283 handle_call({write_tx, Value}, _From, #{bus := Bus} = State) -> {
      reply, write_tx_data(Bus, Value), State};
284 handle_call({transmit, Data, Options}, _From, #{bus := Bus} =
      State) -> {reply, tx(Bus, Data, Options), State};
285 handle_call({delayed_transmit, Data, Delay}, _From, #{bus := Bus}
      = State) -> {reply, delayed_tx(Bus, Data, Delay), State};
286 handle_call({get_rx_data}, _From, #{bus := Bus} = State) -> {reply
      , get_rx_data(Bus), State};
287 handle_call(Request, _From, _State) -> error({unknown_call,
      Request}).
288
289 %% Oprivate
290 handle_cast(Request, _State) -> error({unknown_cast, Request}).
291
292 %--- Internal
293
294 call(Call) ->
       Dev = grisp_devices:default(?MODULE),
295
       gen_server:call(Dev#device.pid, Call).
296
297
298
299 %%
300 %% @doc Varify the dev_id register of the pmod
_{\rm 301} %% @returns ok if the value is correct, otherwise the value read
302 %%
```

```
verify_id(Bus) ->
303
304
       #{ridtag := RIDTAG, model := MODEL} = read_reg(Bus, dev_id),
       case {RIDTAG, MODEL} of
305
           {"DECA", 1} -> ok;
306
           _ -> {RIDTAG, MODEL}
307
       end.
308
309
310 %%
311 %% Oprivate
312 %% Performs a softreset on the pmod
313 %%
314 softreset(Bus) ->
315
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{sysclks => 2#01}}),
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{softrest => 16#0}}),
316
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{softreset => 16#FFFF}})
317
318
319 %%
320 %% Oprivate
_{321} %% Writes the default values described in section 2.5.5 of the
      user manual
322 %%
323 write_default_values(Bus) ->
       write_reg(Bus, lde_if, #{lde_cfg1 => #{ntm => 16#D}, lde_cfg2
324
      => 16#1607}),
       write_reg(Bus, agc_ctrl, #{agc_tune1 => 16#8870, agc_tune2 =>
325
      16#2502A907),
       write_reg(Bus, drx_conf, #{drx_tune2 => 16#311A002D}),
326
       write_reg(Bus, tx_power, #{tx_power => 16#0E082848}),
327
       write_reg(Bus, rf_conf, #{rf_txctrl => 16#001E3FE3}),
328
       write_reg(Bus, tx_cal, #{tc_pgdelay => 16#B5}),
329
       write_reg(Bus, fs_ctrl, #{fs_plltune => 16#BE}).
330
331
332 %%
333 %% Oprivate
334 %%
```

```
335 config(Bus) ->
       write_reg(Bus, ext_sync, #{ec_ctrl => #{pllldt => 2#1}}),
336
       %write_reg(Bus, pmsc, #{pmsc_ctrl1 => #{lderune => 2#0}}),
337
       % Now enable RX and TX leds
338
       write_reg(Bus, gpio_ctrl, #{gpio_mode => #{msgp2 => 2#01,
339
      msgp3 => 2#01\}),
      % Enable RXOK and SFD leds
340
      write_reg(Bus, gpio_ctrl, #{gpio_mode => #{msgp0 => 2#01,
341
      msgp1 => 2#01}),
      write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{gpdce => 2#1, khzclken
342
      => 2#1\}),
       write_reg(Bus, pmsc, #{pmsc_ledc => #{blnken => 2#1}}),
343
       write_reg(Bus, dig_diag, #{evc_ctrl => #{evc_en => 2#1}}), %
344
      enable counting event for debug purposes
      % write_reg(Bus, sys_cfg, #{rxwtoe => 2#1}),
345
       write_reg(Bus, tx_fctrl, #{txpsr => 2#10}). % Setting preamble
346
       symbols to 1024
347
348
349 %%
350 %% Oprivate
351 %% Load the microcode from ROM to RAM
352 %% It follows the steps described in section 2.5.5.10 of the
      DW1000 user manual
353 %%
354 ldeload(Bus) ->
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{sysclks => 2#01}}),
355
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{otp => 2#1, res8 => 2#1
356
      }}), % Writes 0x0301 in pmsc_ctrl0
       write_reg(Bus, otp_if, #{otp_ctrl => #{ldeload => 2#1}}), %
357
      Writes 0x8000 in OTP_CTRL
      timer:sleep(150), % User manual requires a wait of 150 s
358
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{sysclks => 2#0}}), %
359
      Writes 0x0200 in pmsc_ctrl0
       write_reg(Bus, pmsc, #{pmsc_ctrl0 => #{res8 => 2#0}}).
360
361
362 %%
363 %% Oprivate
364 %% If no frame is transmitted before AUTOACK, then the SFD isn't
      properly set
365 %% (cf. section 5.3.1.2 SFD initialisation)
366 %%
```

```
367 setup_sfd(Bus) ->
     write_reg(Bus, sys_ctrl, #{txstrt => 2#1, trxoff => 2#1}).
368
369
370 %%
371 %% Oprivate
372 %% Transmit the data using UWB
373 \% @param Options is used to set options about the transmission
      like a transmission delay, etc.
374 %%
375 -spec tx(_, Data :: bitstring(), Options :: #tx_opts{}) -> ok.
376 tx(Bus, Data, #tx_opts{wait4resp = Wait4resp, w4r_tim = W4rTim,
      txdlys = TxDlys, tx_delay = TxDelay}) ->
       % Writing the data that will be sent (w/o CRC)
377
      DataLength = byte_size(Data) + 2, % DW1000 automatically adds
378
      the 2 bytes CRC
      write_tx_data(Bus, Data),
379
      % Setting the options of the transmission
380
      case Wait4resp of
381
           ?ENABLED -> write_reg(Bus, ack_resp_t, #{w4r_tim => W4rTim
382
      });
           _ -> ok
383
      end,
384
       case TxDlys of
385
           ?ENABLED -> write_reg(Bus, dx_time, #{dx_time => TxDelay})
386
           _ -> ok
387
       end,
388
       write_reg(Bus, tx_fctrl, #{txboffs => 2#0, tr => 2#0, tflen =>
389
       DataLength}),
      write_reg(Bus, sys_ctrl, #{txstrt => 2#1, wait4resp =>
390
      Wait4resp, txdlys => TxDlys}). % start transmission and some
      options
391
392 %%
393 %% Oprivate
_{394} %% Transmit the data with a specified delay using UWB
395 %%
396 delayed_tx(Bus, Data, Delay) ->
397 write_reg(Bus, dx_time, #{dx_time => Delay}),
```

```
DataLength = byte_size(Data) + 2, % DW1000 automatically adds
398
      the 2 bytes CRC
       write_tx_data(Bus, Data),
399
       write_reg(Bus, tx_fctrl, #{txboffs => 2#0, tflen => DataLength
400
      }),
      write_reg(Bus, sys_ctrl, #{txstrt => 2#1, txdlys => 2#1}). %
401
      start transmission
402
403 %%
404 %% Oprivate
405 %% Get the received data (without the CRC bytes) stored in the
      rx_buffer
406 %%
407 get_rx_data(Bus) ->
     #{rxflen := FrameLength} = read_reg(Bus, rx_finfo),
408
      Frame = read_rx_data(Bus, FrameLength-2), % Remove the CRC
409
      bytes
      {FrameLength, Frame}.
410
411
412 %%
413 %% Oprivate
414 %% @doc Reverse the byte order of the bitstring given in the
      argument
415 %% Oparam Bin a bitstring
416 %%
417 reverse(Bin) -> reverse(Bin, <<>>).
418 reverse(<<Bin:8>>, Acc) ->
     <<Bin, Acc/binary>>;
419
420 reverse(<<Bin:8, Rest/bitstring>>, Acc) ->
     reverse(Rest, <<Bin, Acc/binary>>).
421
422
423 %%
424 %% Oprivate
_{425} %% @doc Creates the header of the SPI transaction between the
      GRiSP and the pmod
426 %%
_{427} %% It creates a header of 1 bytes. The header is used in a
     transaction that will affect
428 %% the whole register file (read/write)
```

```
429 %%
430 %% @param Op an atom (either <i>read</i> or <i>write</i>
431 %% Cparam RegFileID an atom representing the register file
432 %% @returns a formated header of <b>1 byte</b> long as described
      in the user manual
433 %%
434 header(Op, RegFileID) ->
       <<(rw(Op)):1, 2#0:1, (regFile(RegFileID)):6>>.
435
436
437 %%
438 %% Oprivate
_{439} %% @doc Creates the header of the SPI transaction between the
      GRiSP and the pmod
440 %%
441 %%
      It creates a header of 2 bytes. The header is used in a
      transaction that will affect
      the whole sub-register (read/write)
442 %%
      Careful: The sub-register needs to be mapped in the hrl file
443 %%
444 %%
445 %% @param Op an atom (either <i>read</i> or <i>write</i>
446 %% @param RegFileID an atom representing the register file
447 %% Cparam SubRegister an atom representing the sub-register
448 %% @returns a formated header of <b>2 byte</b> long as described
      in the user manual
449 %%
450 header(Op, RegFileID, SubRegister) ->
       case subReg(SubRegister) < 127 of</pre>
451
          true -> header(Op, RegFileID, SubRegister, 2);
452
           _ -> header(Op, RegFileID, SubRegister, 3)
453
       end.
454
455
456 header(Op, RegFileID, SubRegister, 2) ->
       << (rw(Op)):1, 2#1:1, (regFile(RegFileID)):6,
457
           2#0:1, (subReg(SubRegister)):7 >>;
458
459 header(Op, RegFileID, SubRegister, 3) ->
      <<_:1, HighOrder:8, LowOrder:7>> = <<(subReg(SubRegister))
460
      :16>>,
       << (rw(Op)):1, 2#1:1, (regFile(RegFileID)):6,
461
          2#1:1, LowOrder:7,
462
         HighOrder:8>>.
463
464
465 %%
```

```
466 %% @private
_{467} %% @doc Read the values stored in a register file
468 %%
469 read_reg(Bus, lde_ctrl) -> read_reg(Bus, lde_if);
470 read_reg(Bus, lde_if) ->
       lists:foldl(fun(Elem, Acc) ->
471
                        Res = read_sub_reg(Bus, lde_if, Elem),
472
                        maps:merge(Acc, Res)
473
                    end,
474
                    #{},
475
                    [lde_thresh, lde_cfg1, lde_ppindx, lde_ppampl,
476
      lde_rxantd, lde_cfg2, lde_repc]);
477 read_reg(Bus, RegFileID) ->
      Header = header(read, RegFileID),
478
       [Resp] = grisp_spi:transfer(Bus, [{?SPI_MODE, Header, 1,
479
      regSize(RegFileID)}]),
       % debug_read(RegFileID, Resp),
480
       reg(decode, RegFileID, Resp).
481
482
483
484 read_sub_reg(Bus, RegFileID, SubRegister) ->
       Header = header(read, RegFileID, SubRegister),
485
       HeaderSize = byte_size(Header),
486
       % io:format("[HEADER] type ~w - ~w - ~w~n", [HeaderSize,
487
      Header, subRegSize(SubRegister)]),
       [Resp] = grisp_spi:transfer(Bus, [{?SPI_MODE, Header,
488
      HeaderSize, subRegSize(SubRegister)}]),
       reg(decode, SubRegister, Resp).
489
490
491
492 %%
493 %% @doc get the received data
494 %% @param Length is the total length of the data we are trying to
      read
495 %%
496 read_rx_data(Bus, Length) ->
       Header = header(read, rx_buffer),
497
      [Resp] = grisp_spi:transfer(Bus, [{?SPI_MODE, Header, 1,
498
      Length}]),
      Resp.
499
500
501 % TODO: check that user isn't trying to write reserved bits by
```

```
passing res, res1, ... in the map fields
502 %%
503 \% @doc used to write the values in the map given in the Value
      argument
504 %%
505 -spec write_reg(Bus::map(), RegFileID::regFileID(), Value::map())
      -> ok | {error, any()}.
506 % Write each sub-register one by one.
507 % If the user tries to write in a read-only sub-register, an error
       is thrown
508 write_reg(Bus, RegFileID, Value) when ?IS_SRW(RegFileID) ->
       maps:map(
509
           fun(SubRegister, Val) ->
510
511
               CurrVal = maps:get(SubRegister, read_reg(Bus,
      RegFileID)), % ? can the read be done before ? Maybe but not
      assured that no values changes after a write in the register
               Body = case CurrVal of
512
                            V when is_map(V) -> reg(encode,
      SubRegister, maps:merge_with(fun(_Key, _Old, New) -> New end,
      CurrVal, Val));
                            _ -> reg(encode, SubRegister, #{
514
      SubRegister => Val})
                       end.
515
               Header = header(write, RegFileID, SubRegister),
516
               % debug_write(RegFileID, SubRegister, Body),
517
                _ = grisp_spi:transfer(Bus, [{?SPI_MODE, <<Header/
518
      binary, Body/binary>>, 2+subRegSize(SubRegister), 0}])
           end,
519
           Value),
520
521
       ok;
522 write_reg(Bus, RegFileID, Value) ->
      Header = header(write, RegFileID),
523
       CurrVal = read_reg(Bus, RegFileID),
524
       ValuesToWrite = maps:merge_with(fun(_Key, _Value1, Value2) ->
525
      Value2 end, CurrVal, Value),
      Body = reg(encode, RegFileID, ValuesToWrite),
526
      % debug_write(RegFileID, Body),
527
       _ = grisp_spi:transfer(Bus, [{?SPI_MODE, <<Header/binary, Body
528
      /binary>>, 1+regSize(RegFileID), 0}]),
529
      ok.
530
531 %%
532 %% @doc write_tx_data/2 sends data (Value) in the register
```

```
tx_buffer
533 %% @param Value is the data to be written. It must be a binary and
      have a size of maximum 1024 bits
534 %%
535 write_tx_data(Bus, Value) when is_binary(Value), (bit_size(Value)
      < 1025) ->
      Header = header(write, tx_buffer),
536
      Length = byte_size(Value),
537
      % debug_write(tx_buffer, Body),
538
      _ = grisp_spi:transfer(Bus, [{?SPI_MODE, <<Header/binary,</pre>
539
      Value/binary>>, 1+Length, 0]]),
540
      ok.
541
542 %% ---- Register mapping
                                        _____
            _____
543 %%
544 %% @doc Used to either decode the data returned by the pmod or to
      encode to data that will be sent to the pmod
545 %%
546 %% The transmission on the MISO line is done byte by byte starting
      from the lowest rank byte to the highest rank
547 %% Example: dev_id value is 0xDECA0130 but 0x3001CADE is
      transmitted over the MISO line
548 %%
reg(encode, SubRegister, Value) when ?READ_ONLY_SUB_REG(
      SubRegister) -> error({writing_read_only_sub_register,
      SubRegister, Value});
550 reg(decode, dev_id, Resp) ->
      <<
551
        RIDTAG:16, Model:8, Ver:4, Rev:4
552
      >> = reverse(Resp),
553
      #{
554
          ridtag => integer_to_list(RIDTAG, 16), model => Model, ver
555
       => Ver, rev => Rev
556
      };
557 reg(decode, eui, Resp) ->
      #{
558
           eui => reverse(Resp)
559
      };
560
561 reg(encode, eui, Val) ->
      # <del>{</del>
562
           eui:= EUI
563
```

```
} = Val,
564
       reverse(<<
565
           EUI:64
566
       >>);
567
568 reg(decode, panadr, Resp) ->
       <<
569
           PanId:16, ShortAddr:16
570
       >> = reverse(Resp),
571
       #₹
572
           pan_id => PanId, short_addr => ShortAddr
573
574
       }:
575 reg(encode, panadr, Val) ->
       #{
576
           pan_id := PanId, short_addr := ShortAddr
577
       } = Val,
578
       reverse(<<
579
           PanId:16, ShortAddr:16
580
581
       >>);
582 reg(decode, sys_cfg, Resp) ->
       <<
583
           FFA4:1, FFAR:1, FFAM:1, FFAA:1, FFAD:1, FFAB:1, FFBC:1,
584
      FFEN:1, % bits 7-0
           FCS_INIT2F:1, DIS_RSDE:1, DIS_PHE:1, DIS_DRXB:1, DIS_FCE
585
      :1, SPI_EDGE:1, HIRQ_POL:1, FFA5:1, % bits 15-8
           _:1, RXM110K:1, _:3, DIS_STXP:1, PHR_MODE:2, % bits 23-16
586
           AACKPEND:1, AUTOACK:1, RXAUTR:1, RXWTOE:1, _:4 % bits
587
      31-24
       >> = Resp,
588
       #{
589
           aackpend => AACKPEND, autoack => AUTOACK, rxautr => RXAUTR
590
      , rxwtoe => RXWTOE,
           rxm110k => RXM110K, dis_stxp => DIS_STXP, phr_mode =>
591
      PHR_MODE,
           fcs_init2F => FCS_INIT2F, dis_rsde => DIS_RSDE, dis_phe =>
592
       DIS_PHE, dis_drxb => DIS_DRXB, dis_fce => DIS_FCE, spi_edge =>
       SPI_EDGE, hirq_pol => HIRQ_POL, ffa5 => FFA5,
           ffa4 => FFA4, ffar => FFAR, ffam => FFAM, ffaa => FFAA,
593
      ffad => FFAD, ffab => FFAB, ffbc => FFBC, ffen => FFEN
       };
594
595 reg(encode, sys_cfg, Val) ->
       #{
596
           aackpend := AACKPEND, autoack := AUTOACK, rxautr := RXAUTR
597
      , rxwtoe := RXWTOE,
           rxm110k := RXM110K, dis_stxp := DIS_STXP, phr_mode :=
598
      PHR_MODE,
           fcs_init2F := FCS_INIT2F, dis_rsde := DIS_RSDE, dis_phe :=
599
       DIS_PHE, dis_drxb := DIS_DRXB, dis_fce := DIS_FCE, spi_edge :=
       SPI_EDGE, hirq_pol := HIRQ_POL, ffa5 := FFA5,
           ffa4 := FFA4, ffar := FFAR, ffam := FFAM, ffaa := FFAA,
600
```

```
ffad := FFAD, ffab := FFAB, ffbc := FFBC, ffen := FFEN
       } = Val,
601
       <<
602
           FFA4:1, FFAR:1, FFAM:1, FFAA:1, FFAD:1, FFAB:1, FFBC:1,
603
      FFEN:1, % bits 7-0
           FCS_INIT2F:1, DIS_RSDE:1, DIS_PHE:1, DIS_DRXB:1, DIS_FCE
604
      :1, SPI_EDGE:1, HIRQ_POL:1, FFA5:1, % bits 15-8
           2#0:1, RXM110K:1, 2#0:3, DIS_STXP:1, PHR_MODE:2, % bits
605
      23 - 16
           AACKPEND:1, AUTOACK:1, RXAUTR:1, RXWTOE:1, 2#0:4 % bits
606
      31-24
       >>;
607
608 reg(decode, sys_time, Resp) ->
609
       <<
           SysTime:40
610
       >> = reverse(Resp),
611
       #{
612
           sys_time => SysTime
613
       };
614
615 reg(decode, tx_fctrl, Resp) ->
       <<
616
           IFSDELAY:8, TXBOFFS:10, PE:2, TXPSR:2, TXPRF:2, TR:1, TXBR
617
      :2, R:3, TFLE:3, TFLEN:7
      >> = reverse(Resp),
618
619
       #{
           ifsdelay => IFSDELAY, txboffs => TXBOFFS, pe => PE, txpsr
620
      => TXPSR, txprf => TXPRF, tr => TR, txbr => TXBR, r => R, tfle
      => TFLE, tflen => TFLEN
      };
621
622 reg(encode, tx_fctrl, Val) ->
       #{
623
           ifsdelay := IFSDELAY, txboffs := TXBOFFS, pe := PE, txpsr
624
      := TXPSR, txprf := TXPRF, tr := TR, txbr := TXBR, r := R, tfle
      := TFLE, tflen := TFLEN
       } = Val,
625
       reverse(<<
626
           IFSDELAY:8, TXBOFFS:10, PE:2, TXPSR:2, TXPRF:2, TR:1, TXBR
627
      :2, R:3, TFLE:3, TFLEN:7
       >>);
628
629 % TX_BUFFER is write only => no decode
630 reg(decode, dx_time, Resp) ->
       #{
631
           dx_time => reverse(Resp)
632
633
       };
634 reg(encode, dx_time, Val) ->
635
       #{
           dx_time := DX_TIME
636
       } = Val,
637
       reverse(<<
638
```

```
DX_TIME:40
639
       >>);
640
   reg(decode, rx_fwto, Resp) ->
641
       <<
642
           RXFWTO:16
643
       >> = reverse(Resp),
644
       #{
645
           rxfwto => RXFWTO
646
       }:
647
648 reg(encode, rx_fwto, Val) ->
       #{
649
           rxfwto := RXFWTO
650
       } = Val,
651
       reverse(<<
652
           RXFWTO:16
653
       >>);
654
655 reg(decode, sys_ctrl, Resp) ->
656
       <<
           WAIT4RESP:1, TRXOFF:1, _:2, CANSFCS:1, TXDLYS:1, TXSTRT:1,
657
       SFCST:1, % bits 7-0
           _:6, RXDLYE:1, RXENAB:1, % bits 15-8
658
           _:8, % bits 23-16
659
           _:7, HRBPT:1 % bits 31-24
660
       >> = Resp,
661
662
       #{
           sfcst => SFCST, txstrt => TXSTRT, txdlys => TXDLYS,
663
      cansfcs => CANSFCS, trxoff => TRXOFF, wait4resp => WAIT4RESP,
           rxenab => RXENAB, rxdlye => RXDLYE,
664
           hrbpt => HRBPT
665
       };
666
667 reg(encode, sys_ctrl, Val) ->
       #{
668
           sfcst := SFCST, txstrt := TXSTRT, txdlys := TXDLYS,
669
      cansfcs := CANSFCS, trxoff := TRXOFF, wait4resp := WAIT4RESP,
           rxenab := RXENAB, rxdlye := RXDLYE,
670
           hrbpt := HRBPT
671
       } = Val,
672
       <<
673
           WAIT4RESP:1, TRXOFF:1, 2#0:2, CANSFCS:1, TXDLYS:1, TXSTRT
674
      :1, SFCST:1, % bits 7-0
           2#0:6, RXDLYE:1, RXENAB:1, % bits 15-8
675
           2#0:8, % bits 23-16
676
           2#0:7, HRBPT:1 % bits 31-24
677
       >>;
678
679 reg(decode, sys_mask, Resp) ->
680
       <<
           MTXFRS:1, MTXPHS:1, MTXPRS:1, MTXFRB:1, MAAT:1, MESYNCR:1,
681
       MCPLOCK:1, Reserved0:1, % bits 7-0
           MRXFCE:1, MRXFCG:1, MRXDFR:1, MRXPHE:1, MRXPHD:1, MLDEDON
682
```

```
:1, MRXSFDD:1, MRXPRD:1, % bits 15-8
           MSLP2INIT:1, MGPIOIRQ:1, MRXPTO:1, MRXOVRR:1, Reserved1:1,
683
       MLDEERR:1, MRXRFTO:1, MRXRFSL:1, % bits 23-16
           Reserved2:2, MAFFREJ:1, MTXBERR:1, MHPDDWAR:1, MPLLHILO:1,
684
       MCPLLLL:1, MRFPLLLL:1 % bits 31-24
      >> = \text{Resp},
685
       #{
686
           mtxfrs => MTXFRS, mtxphs => MTXPHS, mtxprs => MTXPRS,
687
      mtxfrb => MTXFRB, maat => MAAT, mesyncr => MESYNCR, mcplock =>
      MCPLOCK, res0 => Reserved0, % bits 7-0
           mrxfce => MRXFCE, mrxfcg => MRXFCG, mrxdfr => MRXDFR,
688
      mrxphe => MRXPHE, mrxphd => MRXPHD, mldeon => MLDEDON, mrxsfdd
      => MRXSFDD, mrxprd => MRXPRD, % bits 15-8
           mslp2init => MSLP2INIT, mgpioirq => MGPIOIRQ, mrxpto =>
689
      MRXPTO, mrxovrr => MRXOVRR, res1 => Reserved1, mldeerr =>
      MLDEERR, mrxrfto => MRXRFTO, mrxrfsl => MRXRFSL, % bits 23-16
           res2 => Reserved2, maffrej => MAFFREJ, mtxberr => MTXBERR,
690
       mhpddwar => MHPDDWAR, mpllhilo => MPLLHILO, mcpllll => MCPLLLL
      , mrfpllll => MRFPLLLL % bits 31-24
      };
691
692 reg(encode, sys_mask, Val) ->
      #{
693
           mtxfrs := MTXFRS, mtxphs := MTXPHS, mtxprs := MTXPRS,
694
      mtxfrb := MTXFRB, maat := MAAT, mesyncr := MESYNCR, mcplock :=
      MCPLOCK, res0 := Reserved0, % bits 7-0
           mrxfce := MRXFCE, mrxfcg := MRXFCG, mrxdfr := MRXDFR,
695
      mrxphe := MRXPHE, mrxphd := MRXPHD, mldeon := MLDEDON, mrxsfdd
      := MRXSFDD, mrxprd := MRXPRD, % bits 15-8
           mslp2init := MSLP2INIT, mgpioirq := MGPIOIRQ, mrxpto :=
696
      MRXPTO, mrxovrr := MRXOVRR, res1 := Reserved1, mldeerr :=
      MLDEERR, mrxrfto := MRXRFTO, mrxrfsl := MRXRFSL, % bits 23-16
           res2 := Reserved2, maffrej := MAFFREJ, mtxberr := MTXBERR,
697
      mhpddwar := MHPDDWAR, mpllhilo := MPLLHILO, mcpllll := MCPLLLL
      , mrfpllll := MRFPLLLL % bits 31-24
      } = Val,
698
       <<
699
           MTXFRS:1, MTXPHS:1, MTXPRS:1, MTXFRB:1, MAAT:1, MESYNCR:1,
700
       MCPLOCK:1, Reserved0:1, % bits 7-0
           MRXFCE:1, MRXFCG:1, MRXDFR:1, MRXPHE:1, MRXPHD:1, MLDEDON
701
      :1, MRXSFDD:1, MRXPRD:1, % bits 15-8
           MSLP2INIT:1, MGPIOIRQ:1, MRXPTO:1, MRXOVRR:1, Reserved1:1,
702
       MLDEERR:1, MRXRFTO:1, MRXRFSL:1, % bits 23-16
           Reserved2:2, MAFFREJ:1, MTXBERR:1, MHPDDWAR:1, MPLLHILO:1,
703
       MCPLLLL:1, MRFPLLLL:1 % bits 31-24
       >>;
704
reg(decode, sys_status, Resp) ->
       <<
706
           TXFRS:1, TXPHS:1, TXPRS:1, TXFRB:1, AAT:1, ESYNCR:1,
707
      CPLOCK:1, IRQS:1, % bits 7-0
```

```
RXFCE:1, RXFCG:1, RXDFR:1, RXPHE:1, RXPHD:1, LDEDONE:1,
708
      RXSFDD:1, RXPRD:1, % bits 15-8
           SPL2INIT:1, GPIOIRQ:1, RXPTO:1, RXOVRR:1, Reserved0:1,
709
      LDEERR:1, RXRFTO:1, RXRFSL:1, % bits 23-16
           ICRBP:1, HSRBP:1, AFFREJ:1, TXBERR:1, HPDWARN:1, RXSFDTO
710
      :1, CLCKPLL_LL:1, RFPLL_LL:1, % bits 31-24
           Reserved1:5, TXPUTE:1, RXPREJ:1, RXRSCS:1 % bits 39-32
711
712
      >> = \text{Resp},
      #{
713
           txfrs => TXFRS, txphs => TXPHS, txprs => TXPRS, txfrb =>
714
      TXFRB, aat => AAT, esyncr => ESYNCR, cplock => CPLOCK, irqs =>
      IRQS, % bits 7-0
           rxfce => RXFCE, rxfcg => RXFCG, rxdfr => RXDFR, rxphe =>
715
      RXPHE, rxphd => RXPHD, ldedone => LDEDONE, rxsfdd => RXSFDD,
      rxprd => RXPRD, % bits 15-8
           splt2init => SPL2INIT, gpioirq => GPIOIRQ, rxpto => RXPTO,
716
       rxovrr => RXOVRR, res0 => Reserved0, ldeerr => LDEERR, rxrfto
      => RXRFTO, rxrfsl => RXRFSL, % bits 23-16
           icrbp => ICRBP, hsrbp => HSRBP, affrej => AFFREJ, txberr
717
      => TXBERR, hdpwarn => HPDWARN, rxsfdto => RXSFDTO, clkpll_ll =>
       CLCKPLL_LL, rfpll_ll => RFPLL_LL, % bits 31-24
           res1 => Reserved1, txpute => TXPUTE, rxprej => RXPREJ,
718
      rxrscs => RXRSCS
      };
719
720 reg(encode, sys_status, Val) ->
       #{
721
           txfrs := TXFRS, txphs := TXPHS, txprs := TXPRS, txfrb :=
722
      TXFRB, aat := AAT, esyncr := ESYNCR, cplock := CPLOCK, irqs :=
      IRQS, % bits 7-0
           rxfce := RXFCE, rxfcg := RXFCG, rxdfr := RXDFR, rxphe :=
723
      RXPHE, rxphd := RXPHD, ldedone := LDEDONE, rxsfdd := RXSFDD,
      rxprd := RXPRD, % bits 15-8
           splt2init := SPL2INIT, gpioirq := GPIOIRQ, rxpto := RXPTO,
724
       rxovrr := RXOVRR, res0 := Reserved0, ldeerr := LDEERR, rxrfto
      := RXRFTO, rxrfsl := RXRFSL, % bits 23-16
           icrbp := ICRBP, hsrbp := HSRBP, affrej := AFFREJ, txberr
725
      := TXBERR, hdpwarn := HPDWARN, rxsfdto := RXSFDTO, clkpll_ll :=
       CLCKPLL_LL, rfpll_ll := RFPLL_LL, % bits 31-24
           res1 := Reserved1, txpute := TXPUTE, rxprej := RXPREJ,
726
      rxrscs := RXRSCS
      } = Val,
727
       <<
728
           TXFRS:1, TXPHS:1, TXPRS:1, TXFRB:1, AAT:1, ESYNCR:1,
      CPLOCK:1, IRQS:1, % bits 7-0
           RXFCE:1, RXFCG:1, RXDFR:1, RXPHE:1, RXPHD:1, LDEDONE:1,
730
      RXSFDD:1, RXPRD:1, % bits 15-8
           SPL2INIT:1, GPIOIRQ:1, RXPTO:1, RXOVRR:1, Reserved0:1,
731
      LDEERR:1, RXRFTO:1, RXRFSL:1, % bits 23-16
           ICRBP:1, HSRBP:1, AFFREJ:1, TXBERR:1, HPDWARN:1, RXSFDTO
732
```

```
:1, CLCKPLL_LL:1, RFPLL_LL:1, % bits 31-24
           Reserved1:5, TXPUTE:1, RXPREJ:1, RXRSCS:1 % bits 39-32
733
       >>;
734
735 reg(decode, rx_finfo, Resp) ->
       <<
736
           RXPACC:12, RXPSR:2, RXPRFR:2, RNG:1, RXBR:2, RXNSPL:2, _
737
      :1, RXFLE:3, RXFLEN:7
       >> = reverse(Resp),
738
       #₹
739
           rxpacc => RXPACC, rxpsr => RXPSR, rxprfr => RXPRFR, rng =>
740
       RNG, rxbr => RXBR, rxnspl => RXNSPL, rxfle => RXFLE, rxflen =>
       RXFLEN
       };
741
742 reg(decode, rx_buffer, Resp) ->
       #{ rx_buffer => reverse(Resp)};
743
744 reg(decode, rx_fqual, Resp) ->
       <<
745
           CIR_PWR:16, PP_APL3:16, FP_AMPL2:16, STD_NOISE:16
746
       >> = \text{Resp},
747
       #{
748
           cir_pwr => CIR_PWR, pp_apl3 => PP_APL3, fp_ampl2 =>
749
      FP_AMPL2, std_noise => STD_NOISE
750
      };
751 reg(decode, rx_ttcki, Resp) ->
752
       #{
           rx_ttcki => reverse(Resp)
753
       };
754
755 reg(decode, rx_ttcko, Resp) ->
756
       <<
           _:1, RCPHASE:7, RSMPDEL:8, _:5, RXTOFS:19
757
       >> = reverse(Resp),
758
       #{
759
           rcphase => RCPHASE, rsmpdel => RSMPDEL, rxtofs => RXTOFS
760
       };
761
762 reg(decode, rx_time, Resp) ->
       <<
763
           RX_RAWST:40, FP_AMPL1:16, FP_INDEX:16, RX_STAMP:40
764
       >> = reverse(Resp),
765
       #{
766
           rx_rawst => RX_RAWST, fp_ampl1 => FP_AMPL1, fp_index =>
767
      FP_INDEX, rx_stamp => RX_STAMP
768
       };
769 reg(decode, tx_time, Resp) ->
770
       <<
           TX_RAWST:40, TX_STAMP:40
771
       >> = reverse(Resp),
772
       #{
773
           tx_rawst => TX_RAWST, tx_stamp => TX_STAMP
774
775
       };
```

```
reg(decode, tx_antd, Resp) ->
777
       #{
           tx_antd => reverse(Resp)
778
       };
779
780 reg(encode, tx_antd, Val) ->
       #{
781
           tx_antd := TX_ANTD
782
       \} = Val,
783
       reverse(<<
784
           TX_ANTD:16
785
       >>);
786
reg(decode, sys_state, Resp) ->
       <<
788
           _:8, PMSC_STATE:8, _:3, RX_STATE:5, _:4, TX_STATE:4
789
       >> = reverse(Resp),
790
       #{
791
           pmsc_state => PMSC_STATE, rx_state => RX_STATE, tx_state
792
      => TX_STATE
       };
793
794 reg(decode, ack_resp_t, Resp) ->
       <<
795
           ACK_TIME:8, _:4, W4R_TIME:20
796
       >> = reverse(Resp),
797
       #{
798
           ack_tim => ACK_TIME, w4r_tim => W4R_TIME
799
       };
800
801 reg(encode, ack_resp_t, Val) ->
       #{
802
           ack_tim := ACK_TIME, w4r_tim := W4R_TIME
803
       } = Val,
804
       reverse(<<
805
           ACK_TIME:8, 2#0:4, W4R_TIME:20
806
       >>);
807
808 reg(decode, rx_sniff, Resp) ->
       <<
809
           Reserved0:16, SNIFF_OFFT:8, Reserved1:4, SNIFF_ONT:4
810
       >> = reverse(Resp),
811
       #{
812
           res0 => Reserved0,
813
            sniff_offt => SNIFF_OFFT,
814
           sniff_ont => SNIFF_ONT,
815
           res1 => Reserved1
816
       };
817
818 reg(encode, rx_sniff, Val) ->
       #{
819
           res0 := Reserved0,
820
            sniff_offt := SNIFF_OFFT,
821
           sniff_ont := SNIFF_ONT,
822
           res1 := Reserved1
823
```

```
\} = Val,
824
       reverse(<<
825
           Reserved0:16, SNIFF_OFFT:8, Reserved1:4, SNIFF_ONT:4
826
       >>);
827
828 % Smart transmit power control (cf. user manual p 104)
829 reg(decode, tx_power, Resp) ->
       <<
830
           BOOSTP125:8, BOOSTP250:8, BOOSTP500:8, BOOSTNORM:8
831
       >> = reverse(Resp),
832
       #{
833
           boostp125 => BOOSTP125, boostp250 => BOOSTP250, boostp500
834
      => BOOSTP500, boostnorm => BOOSTNORM
      };
835
836 reg(encode, tx_power, Val) ->
       \% Leave the possibility to the user to write the value as one
837
       case Val of
838
           #{ tx_power := ValToEncode } -> reverse(<<ValToEncode</pre>
839
      :32>>);
           #{ boostp125 := BOOSTP125, boostp250 := BOOSTP250,
840
      boostp500 := BOOSTP500, boostnorm := BOOSTNORM } ->reverse(<<</pre>
      BOOSTP125:8, BOOSTP250:8, BOOSTP500:8, BOOSTNORM:8>>)
      end;
841
842 reg(decode, chan_ctrl, Resp) ->
       <<
843
           RX_PCODE:5, TX_PCODE:5, RNSSFD:1, TNSSFD:1, RXPRF:2, DWSFD
844
      :1, Reserved0:9, RX_CHAN:4, TX_CHAN:4
       >> = reverse(Resp),
845
       #{
846
           rx_pcode => RX_PCODE, tx_pcode => TX_PCODE, rnssfd =>
847
      RNSSFD, tnssfd => TNSSFD, rxprf => RXPRF, dwsfd => DWSFD, res0
      => Reserved0, rx_chan => RX_CHAN, tx_chan => TX_CHAN
      };
848
849 reg(encode, chan_ctrl, Val) ->
850
      #{
           rx_pcode := RX_PCODE, tx_pcode := TX_PCODE, rnssfd :=
851
      RNSSFD, tnssfd := TNSSFD, rxprf := RXPRF, dwsfd := DWSFD, res0
      := Reserved0, rx_chan := RX_CHAN, tx_chan := TX_CHAN
      } = Val,
852
      reverse(<<
853
           RX_PCODE:5, TX_PCODE:5, RNSSFD:1, TNSSFD:1, RXPRF:2, DWSFD
854
      :1, Reserved0:9, RX_CHAN:4, TX_CHAN:4
       >>);
855
856 reg(encode, usr_sfd, Value) ->
857
       #{
         usr_sfd := USR_SFD
858
       } = Value,
859
       reverse(<<
860
           USR_SFD:(8*41)
861
       >>);
862
```

```
863 reg(decode, usr_sfd, Resp) ->
864
       <<
           USR_SFD:(8*41)
865
       >> = reverse(Resp),
866
       #{
867
         usr_sfd => USR_SFD
868
        }:
869
870 % AGC_CTRL is a complex register with reserved bits that can't be
      written
871 reg(encode, agc_ctrl1, Val) ->
       #{
872
           res := Reserved, dis_am := DIS_AM
873
       } = Val,
874
       reverse(<<
875
           Reserved:15, DIS_AM:1
876
       >>);
877
878 reg(encode, agc_tune1, Val) ->
879
       #{
         agc_tune1 := AGC_TUNE1
880
        } = Val,
881
       reverse(<<
882
           AGC_TUNE1:16
883
       >>);
884
885 reg(encode, agc_tune2, Val) ->
886
       #{
           agc_tune2 := AGC_TUNE2
887
        } = Val,
888
       reverse(<<
889
            AGC_TUNE2:32
890
       >>);
891
892 reg(encode, agc_tune3, Val) ->
       #{
893
           agc_tune3 := AGC_TUNE3
894
895
        } = Val,
       reverse(<<
896
           AGC_TUNE3:16
897
       >>);
898
899 reg(decode, agc_ctrl, Resp) ->
       <<
900
            _:4, EDV2:9, EDG1:5, _:6, % AGC_STAT1 (RP => don't save
901
      reserved bits)
            _:80, % Reserved 4
902
            AGC_TUNE3:16, % AGC_TUNE3
903
            _:16, % Reserved 3
904
            AGC_TUNE2:32, % AGC_TUNE2
905
            _:48, % Reserved 2
906
            AGC_TUNE1:16, % AGC_TUNE1
907
            Reserved0:15, DIS_AM:1, % AGC_CTRL1 (RW => save reserved
908
      bits)
```

```
_:16 % Reserved 1
909
       >> = reverse(Resp),
910
       #{
911
           agc_ctrl1 => #{res => Reserved0, dis_am => DIS_AM},
912
           agc_tune1 => AGC_TUNE1,
913
           agc_tune2 => AGC_TUNE2,
914
           agc_tune3 => AGC_TUNE3,
915
           agc_stat1 => #{edv2 => EDV2, edg1 => EDG1}
916
       };
917
918 reg(encode, ec_ctrl, Val) ->
       #{
919
          res := Reserved, ostrm := OSTRM, wait := WAIT, pllldt :=
920
      PLLLDT, osrsm := OSRSM, ostsm := OSTSM
        } = Val,
921
       reverse(<<
922
           Reserved:20, OSTRM:1, WAIT:8, PLLLDT:1, OSRSM:1, OSTSM:1 %
923
       EC_CTRL
924
       >>);
925 reg(decode, ext_sync, Resp) ->
       <<
926
           _:26, OFFSET_EXT:6, % EC_GLOP
927
           RX_TS_EST:32, % EC_RXTC
928
           Reserved:20, OSTRM:1, WAIT:8, PLLLDT:1, OSRSM:1, OSTSM:1 %
929
       EC CTRL
       >> = reverse(Resp),
930
       #{
931
           ec_ctrl => #{res => Reserved, ostrm => OSTRM, wait => WAIT
932
      , pllldt => PLLLDT, osrsm => OSRSM, ostsm => OSTSM},
           rx_ts_est => RX_TS_EST,
933
           ec_golp => #{offset_ext => OFFSET_EXT}
934
       };
935
_{\rm 936} % "The host system doesn't need to access the ACC_MEM in normal
      operation, however it may be of interest [...] for diagnostic
      purpose" (from DW1000 user manual)
937 reg(decode, acc_mem, Resp) ->
       #{
938
           acc_mem => reverse(Resp)
939
       };
940
941 reg(encode, gpio_mode, Val) ->
       #{
942
         msgp8 := MSGP8, msgp7 := MSGP7, msgp6 := MSGP6, msgp5 :=
943
      MSGP5, msgp4 := MSGP4, msgp3 := MSGP3, msgp2 := MSGP2, msgp1 :=
       MSGP1, msgp0 := MSGP0
        } = Val,
944
       reverse(<<
945
           2#0:8, MSGP8:2, MSGP7:2, MSGP6:2, MSGP5:2, MSGP4:2, MSGP3
946
      :2, MSGP2:2, MSGP1:2, MSGP0:2, 2#0:6 % GPI0_MODE
       >>):
947
948 reg(encode, gpio_dir, Val) ->
```

```
#{
949
           gdm8 := GDM8, gdm7 := GDM7, gdm6 := GDM6, gdm5 := GDM5,
950
      gdm4 := GDM4, gdm3 := GDM3, gdm2 := GDM2, gdm1 := GDM1, gdm0 :=
       GDMO .
           gdp8 := GDP8, gdp7 := GDP7, gdp6 := GDP6, gdp5 := GDP5,
951
      gdp4 := GDP4, gdp3 := GDP3, gdp2 := GDP2, gdp1 := GDP1, gdp0 :=
       GDPO
       } = Val,
952
       reverse(<<
953
           2#0:11, GDM8:1, 2#0:3, GDP8:1, GDM7:1, GDM6:1, GDM5:1,
954
      GDM4:1, GDP7:1, GDP6:1, GDP5:1, GDP4:1, GDM3:1, GDM2:1, GDM1:1,
       GDMO:1, GDP3:1, GDP2:1, GDP1:1, GDP0:1 % GPI02_DIR
       >>);
955
956 reg(encode, gpio_dout, Val) ->
957
       #{
           gom8 := GOM8, gom7 := GOM7, gom6 := GOM6, gom5 := GOM5,
958
      gom4 := GOM4, gom3 := GOM3, gom2 := GOM2, gom1 := GOM1, gom0 :=
       GOMO.
           gop8 := GOP8, gop7 := GOP7, gop6 := GOP6, gop5 := GOP5,
959
      gop4 := GOP4, gop3 := GOP3, gop2 := GOP2, gop1 := GOP1, gop0 :=
       GOPO
       } = Val,
960
       reverse(<<
961
           2#0:11, GOM8:1, 2#0:3, GOP8:1, GOM7:1, GOM6:1, GOM5:1,
962
      GOM4:1, GOP7:1, GOP6:1, GOP5:1, GOP4:1, GOM3:1, GOM2:1, GOM1:1,
       GOMO:1, GOP3:1, GOP2:1, GOP1:1, GOPO:1 % GPI0_DOUT
       >>);
963
964 reg(encode, gpio_irqe, Val) ->
965
       #{
           girqe8 := GIRQE8, girqe7 := GIRQE7, girqe6 := GIRQE6,
966
      girqe5 := GIRQE5, girqe4 := GIRQE4, girqe3 := GIRQE3, girqe2 :=
       GIRQE2, girqe1 := GIRQE1, girqe0 := GIRQE0
       } = Val,
967
       reverse(<<
968
           2#0:23, GIRQE8:1, GIRQE7:1, GIRQE6:1, GIRQE5:1, GIRQE4:1,
969
      GIRQE3:1, GIRQE2:1, GIRQE1:1, GIRQE0:1 % GPI0_IRQE
      >>);
970
971 reg(encode, gpio_isen, Val) ->
       #{
972
           gisen8 := GISEN8, gisen7 := GISEN7, gisen6 := GISEN6,
973
      gisen5 := GISEN5, gisen4 := GISEN4, gisen3 := GISEN3, gisen2 :=
       GISEN2, gisen1 := GISEN1, gisen0 := GISEN0
        } = Val,
974
       reverse(<<
975
           2#0:23, GISEN8:1, GISEN7:1, GISEN6:1, GISEN5:1, GISEN4:1,
976
      GISEN3:1, GISEN2:1, GISEN1:1, GISEN0:1 % GPIO_ISEN
      >>):
977
978 reg(encode, gpio_imod, Val) ->
      #{
979
```

```
gimod8 := GIMOD8, gimod7 := GIMOD7, gimod6 := GIMOD6,
980
      gimod5 := GIMOD5, gimod4 := GIMOD4, gimod3 := GIMOD3, gimod2 :=
       GIMOD2, gimod1 := GIMOD1, gimod0 := GIMOD0
        } = Val,
981
       reverse(<<
982
           2#0:23, GIMOD8:1, GIMOD7:1, GIMOD6:1, GIMOD5:1, GIMOD4:1,
983
      GIMOD3:1, GIMOD2:1, GIMOD1:1, GIMOD0:1 % GPI0_IMOD
       >>);
984
985 reg(encode, gpio_ibes, Val) ->
       #{
986
           gibes8 := GIBES8, gibes7 := GIBES7, gibes6 := GIBES6,
987
      gibes5 := GIBES5, gibes4 := GIBES4, gibes3 := GIBES3, gibes2 :=
       GIBES2, gibes1 := GIBES1, gibes0 := GIBES0
        } = Val,
988
       reverse(<<
989
           2#0:23, GIBES8:1, GIBES7:1, GIBES6:1, GIBES5:1, GIBES4:1,
990
      GIBES3:1, GIBES2:1, GIBES1:1, GIBES0:1 % GPI0_IBES
991
       >>);
992 reg(encode, gpio iclr, Val) ->
       #{
993
           giclr8 := GICLR8, giclr7 := GICLR7, giclr6 := GICLR6,
994
      giclr5 := GICLR5, giclr4 := GICLR4, giclr3 := GICLR3, giclr2 :=
       GICLR2, giclr1 := GICLR1, giclr0 := GICLR0
        } = Val,
995
       reverse(<<
996
            2#0:23, GICLR8:1, GICLR7:1, GICLR6:1, GICLR5:1, GICLR4:1,
997
      GICLR3:1, GICLR2:1, GICLR1:1, GICLR0:1 % GPIO_ICLR
       >>);
998
999 reg(encode, gpio_idbe, Val) ->
       #{
1000
           gidbe8 := GIDBE8, gidbe7 := GIDBE7, gidbe6 := GIDBE6,
1001
      gidbe5 := GIDBE5, gidbe4 := GIDBE4, gidbe3 := GIDBE3, gidbe2 :=
       GIDBE2, gidbe1 := GIDBE1, gidbe0 := GIDBE0
        } = Val,
1002
       reverse(<<
1003
           2#0:23, GIDBE8:1, GIDBE7:1, GIDBE6:1, GIDBE5:1, GIDBE4:1,
1004
      GIDBE3:1, GIDBE2:1, GIDBE1:1, GIDBE0:1 % GPI0_IDBE
       >>);
1005
1006 reg(encode, gpio_raw, Val) ->
       #{
1007
            grawp8 := GRAWP8, grawp7 := GRAWP7, grawp6 := GRAWP6,
1008
      grawp5 := GRAWP5, grawp4 := GRAWP4, grawp3 := GRAWP3, grawp2 :=
       GRAWP2, grawp1 := GRAWP1, grawp0 := GRAWP0
        } = Val,
1009
       reverse(<<
           2#0:23, GRAWP8:1, GRAWP7:1, GRAWP6:1, GRAWP5:1, GRAWP4:1,
      GRAWP3:1, GRAWP2:1, GRAWP1:1, GRAWP0:1 % GPIO_RAW
       >>):
1012
1013 reg(decode, gpio_ctrl, Resp) ->
```

1014	<<
1014 1015	_:23, GRAWP8:1, GRAWP7:1, GRAWP6:1, GRAWP5:1, GRAWP4:1,
1010	GRAWP3:1, GRAWP2:1, GRAWP1:1, GRAWP0:1, % GPIO_RAW
1016	_:23, GIDBE8:1, GIDBE7:1, GIDBE6:1, GIDBE5:1, GIDBE4:1,
1010	GIDBE3:1, GIDBE2:1, GIDBE1:1, GIDBE0:1, % GPI0_IDBE
1017	_:23, GICLR8:1, GICLR7:1, GICLR6:1, GICLR5:1, GICLR4:1,
1011	GICLR3:1, GICLR2:1, GICLR1:1, GICLRO:1, % GPIO_ICLR
1018	_:23, GIBES8:1, GIBES7:1, GIBES6:1, GIBES5:1, GIBES4:1,
	GIBES3:1, GIBES2:1, GIBES1:1, GIBES0:1, % GPI0_IBES
1019	_:23, GIMOD8:1, GIMOD7:1, GIMOD6:1, GIMOD5:1, GIMOD4:1,
	GIMOD3:1, GIMOD2:1, GIMOD1:1, GIMODO:1, % GPIO_IMOD
1020	_:23, GISEN8:1, GISEN7:1, GISEN6:1, GISEN5:1, GISEN4:1,
	GISEN3:1, GISEN2:1, GISEN1:1, GISEN0:1, % GPI0_ISEN
1021	<pre>_:23, GIRQE8:1, GIRQE7:1, GIRQE6:1, GIRQE5:1, GIRQE4:1,</pre>
	GIRQE3:1, GIRQE2:1, GIRQE1:1, GIRQE0:1, % GPIO_IRQE
1022	_:11, GOM8:1, _:3, GOP8:1, GOM7:1, GOM6:1, GOM5:1, GOM4:1,
	GOP7:1, GOP6:1, GOP5:1, GOP4:1, GOM3:1, GOM2:1, GOM1:1, GOM0
	:1, GOP3:1, GOP2:1, GOP1:1, GOPO:1, % GPIO_DOUT
1023	_:11, GDM8:1, _:3, GDP8:1, GDM7:1, GDM6:1, GDM5:1, GDM4:1,
	GDP7:1, GDP6:1, GDP5:1, GDP4:1, GDM3:1, GDM2:1, GDM1:1, GDM0
	:1, GDP3:1, GDP2:1, GDP1:1, GDP0:1, % GPI0_DIR
1024	_:32, % Reserved
1025	_:8, MSGP8:2, MSGP7:2, MSGP6:2, MSGP5:2, MSGP4:2, MSGP3:2,
	MSGP2:2, MSGP1:2, MSGP0:2, _:6 % GPI0_MODE
1026	>> = reverse(Resp),
1027	#{ $magned = 1$ #/magned = 1 MSCD2 magned = 1 MSCD2 magned = 1
1028	<pre>gpio_mode => #{msgp8 => MSGP8, msgp7 => MSGP7, msgp6 => MSGP6, msgp5 => MSGP5, msgp4 => MSGP4, msgp3 => MSGP3, msgp2 =></pre>
	MSGP2, msgp1 => MSGP1, msgp0 => MSGP0},
1029	gpio_dir => #{gdm8 => GDM8, gdm7 => GDM7, gdm6 => GDM6,
1020	gdm5 => GDM5, gdm4 => GDM4, gdm3 => GDM3, gdm2 => GDM2, gdm1 =>
	GDM1, gdm0 => GDM0,
1030	
	gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 =>
	gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6,
1031	gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 =>
	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 =></pre>
	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0,</pre>
	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6,</pre>
1031	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 =></pre>
1031	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0},</pre>
1031	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0}, gpio_irqe => #{girqe8 => GIRQE8, girqe7 => GIRQE7, girqe6</pre>
1031 1032	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0}, gpio_irqe => #{girqe8 => GIRQE8, girqe7 => GIRQE7, girqe6 => GIRQE6, girqe5 => GIRQE5, girqe4 => GIRQE4, girqe3 => GIRQE3</pre>
1031 1032 1033	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0}, gpio_irqe => #{girqe8 => GIRQE8, girqe7 => GIRQE7, girqe6 => GIRQE6, girqe5 => GIRQE5, girqe4 => GIRQE4, girqe3 => GIRQE3, girqe2 => GIRQE2, girqe1 => GIRQE1, girqe0 => GIRQE0},</pre>
1031 1032	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0}, gpio_irqe => #{girqe8 => GIRQE8, girqe7 => GIRQE7, girqe6 => GIRQE6, girqe5 => GIRQE5, girqe4 => GIRQE4, girqe3 => GIRQE3, gpio_isen => #{gisen8 => GISEN8, gisen7 => GISEN7, gisen6</pre>
1031 1032 1033	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0}, gpio_irqe => #{girqe8 => GIRQE8, girqe7 => GIRQE7, girqe6 => GIRQE6, girqe5 => GIRQE5, girqe4 => GIRQE4, girqe3 => GIRQE3 , girqe2 => GIRQE2, girqe1 => GIRQE1, girqe0 => GIRQE0}, gpio_isen => #{gisen8 => GISEN8, gisen7 => GISEN7, gisen6 => GISEN6, gisen5 => GISEN5, gisen4 => GISEN4, gisen3 => GISEN3</pre>
1031 1032 1033 1034	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0,</pre>
1031 1032 1033	<pre>gdp8 => GDP8, gdp7 => GDP7, gdp6 => GDP6, gdp5 => GDP5, gdp4 => GDP4, gdp3 => GDP3, gdp2 => GDP2, gdp1 => GDP1, gdp0 => GDP0}, gpio_dout => #{gom8 => GOM8, gom7 => GOM7, gom6 => GOM6, gom5 => GOM5, gom4 => GOM4, gom3 => GOM3, gom2 => GOM2, gom1 => GOM1, gom0 => GOM0, gop8 => GOP8, gop7 => GOP7, gop6 => GOP6, gop5 => GOP5, gop4 => GOP4, gop3 => GOP3, gop2 => GOP2, gop1 => GOP1, gop0 => GOP0}, gpio_irqe => #{girqe8 => GIRQE8, girqe7 => GIRQE7, girqe6 => GIRQE6, girqe5 => GIRQE5, girqe4 => GIRQE4, girqe3 => GIRQE3 , girqe2 => GIRQE2, girqe1 => GIRQE1, girqe0 => GIRQE0}, gpio_isen => #{gisen8 => GISEN8, gisen7 => GISEN7, gisen6 => GISEN6, gisen5 => GISEN5, gisen4 => GISEN4, gisen3 => GISEN3</pre>

```
, gimod2 => GIMOD2, gimod1 => GIMOD1, gimod0 => GIMOD0},
            gpio_ibes => #{gibes8 => GIBES8, gibes7 => GIBES7, gibes6
1036
      => GIBES6, gibes5 => GIBES5, gibes4 => GIBES4, gibes3 => GIBES3
       , gibes2 => GIBES2, gibes1 => GIBES1, gibes0 => GIBES0},
            gpio_iclr => #{giclr8 => GICLR8, giclr7 => GICLR7, giclr6
      => GICLR6, giclr5 => GICLR5, giclr4 => GICLR4, giclr3 => GICLR3
       , giclr2 => GICLR2, giclr1 => GICLR1, giclr0 => GICLR0},
            gpio_idbe => #{gidbe8 => GIDBE8, gidbe7 => GIDBE7, gidbe6
1038
      => GIDBE6, gidbe5 => GIDBE5, gidbe4 => GIDBE4, gidbe3 => GIDBE3
       , gidbe2 => GIDBE2, gidbe1 => GIDBE1, gidbe0 => GIDBE0},
            gpio_raw => #{grawp8 => GRAWP8, grawp7 => GRAWP7, grawp6
1039
       => GRAWP6, grawp5 => GRAWP5, grawp4 => GRAWP4, grawp3 => GRAWP3
       , grawp2 => GRAWP2, grawp1 => GRAWP1, grawp0 => GRAWP0}
1040
       };
   reg(encode, drx_tuneOb, Val) ->
1041
       #{
1042
            drx_tuneOb := DRX_TUNEOb
1043
        } = Val,
1044
       reverse(<<
1045
            DRX_TUNEOb:16
       >>);
1047
1048 reg(encode, drx_tune1a, Val) ->
1049
       #{
            drx_tune1a := DRX_TUNE1a
        } = Val,
1051
       reverse(<<
            DRX_TUNE1a:16
       >>);
1055 reg(encode, drx_tune1b, Val) ->
       #{
1056
           drx tune1b := DRX TUNE1b
1057
        } = Val,
1058
       reverse(<<
1059
            DRX_TUNE1b:16
1060
       >>);
1061
1062 reg(encode, drx_tune2, Val) ->
       #{
1063
            drx_tune2 := DRX_TUNE2
1064
        } = Val,
1065
       reverse(<<
1066
            DRX_TUNE2:32
1067
       >>);
1068
1069 reg(encode, drx_sfdtoc, Val) ->
       #{
            drx_sfdtoc := DRX_SFDTOC
        } = Val,
       reverse(<<
            DRX_SFDTOC:16
1074
       >>);
1075
```

```
1076 reg(encode, drx_pretoc, Val) ->
       #{
1077
            drx_pretoc := DRX_PRETOC
1078
        } = Val,
1079
        reverse(<<
1080
           DRX_PRETOC:16
1081
        >>);
1082
1083 reg(encode, drx_tune4h, Val) ->
        #{
1084
            drx_tune4h := DRX_TUNE4H
1085
        } = Val,
1086
        reverse(<<
1087
            DRX_TUNE4H:16
1088
        >>);
1089
1090 reg(decode, drx_conf, Resp) ->
        <<
1091
            %RXPACC_NOSAT:8, % present in the user manual but not in
1092
      the driver code in C
            1093
            DRX_CAR_INT:24,
1094
            DRX_TUNE4H:16,
1095
            DRX_PRETOC:16,
1096
1097
            _:16,
            DRX_SFDTOC:16,
1098
            _:160,
1099
            DRX_TUNE2:32,
1100
            DRX_TUNE1b:16,
            DRX_TUNE1a:16,
            DRX_TUNEOb:16,
1103
            _:16
1104
       >> = reverse(Resp),
1105
       #{
1106
            drx_tuneOb => DRX_TUNEOb,
1107
            drx_tune1a => DRX_TUNE1a,
1108
            drx_tune1b => DRX_TUNE1b,
1109
            drx_tune2 => DRX_TUNE2,
1110
            drx_tune4h => DRX_TUNE4H,
1111
            drx_car_int => DRX_CAR_INT,
1112
            drx_sfdtoc => DRX_SFDTOC,
1113
            drx_pretoc => DRX_PRETOC %,
1114
            % rxpacc_nosat => RXPACC_NOSAT
1115
       };
1116
1117 reg(encode, rf_conf, Val) ->
       #{
1118
            txrxsw := TXRXSW, ldofen := LDOFEN, pllfen := PLLFEN,
1119
       txfen := TXFEN
        } = Val,
1120
       reverse(<<
1121
            2#0:9, TXRXSW:2, LDOFEN:5, PLLFEN:3, TXFEN:5, 2#0:8 %
1122
```

```
RF CONF
       >>);
1123
1124 reg(encode, rf_rxctrlh, Val) ->
       #{
            rf_rxctrlh := RF_RXCTRLH
1126
        } = Val,
1127
        reverse(<<
1128
            RF_RXCTRLH:8 % RF_RXCTRLH
1129
       >>):
1130
1131 % user manual gives fields but encoding should be done as one
      following table 38
1132 reg(encode, rf_txctrl, Val) ->
       #{
1133
         rf_txctrl := RF_TXCTRL
1134
        } = Val,
1135
       reverse(<<
1136
            RF_TXCTRL:32
1137
1138
       >>);
1139 reg(encode, ldotune, Val) ->
       #{
1140
         ldotune := LDOTUNE
1141
        } = Val,
1142
       reverse(<<
1143
            LDOTUNE:40
1144
        >>);
1145
1146 reg(decode, rf_conf, Resp) ->
        <<
1147
            _:40, % Placeholder for the remaining 40 bits
1148
            LDOTUNE:40, % LDOTUNE
1149
            _:28, RFPLLLOCK:1, CPLLHIGH:1, CPLLLOW:1, CPLLLOCK:1, %
1150
      RF STATUS
            _:128, _:96, % Reserved 2 - On user manual 16 bytes but
1151
      offset gives 28 bytes (16 bytes (128 bits) + 12 bytes (96 bits)
      )
            RF_TXCTRL:32, % cf. encode function: Reserved:20, TXMQ:3,
1152
      TXMTUNE:4, _:5 - RF_TXCTRL
            RF_RXCTRLH:8, % RF_RXCTRLH
1153
            _:56, % Reserved 1
1154
            _:9, TXRXSW:2, LDOFEN:5, PLLFEN:3, TXFEN:5, _:8 % RF_CONF
       >> = reverse(Resp),
1156
        #{
1157
            ldotune => LDOTUNE,
1158
            rf_status => #{rfplllock => RFPLLLOCK, cplllow => CPLLLOW,
        cpllhigh => CPLLHIGH, cplllock => CPLLLOCK},
            rf_txctrl => RF_TXCTRL,
1160
            rf_rxctrlh => RF_RXCTRLH,
1161
            rf_conf => #{txrxsw => TXRXSW, ldofen => LDOFEN, pllfen =>
1162
        PLLFEN, txfen => TXFEN}
        };
1163
```

```
1164 reg(encode, tc_sarc, Val) ->
1165
        #{
            sar_ctrl := SAR_CTRL
1166
         } = Val,
1167
        reverse(<<
1168
          2#0:15, SAR_CTRL:1
1169
        >>);
1170
1171 reg(encode, tc_pg_ctrl, Val) ->
        #₹
1172
            pg_tmeas := PG_TMEAS, res := Reserved, pg_start :=
1173
       PG_START
         } = Val,
1174
        reverse(<<
1175
            2#0:2, PG_TMEAS:4, Reserved:1, PG_START:1
1176
        >>);
1177
1178 reg(encode, tc_pgdelay, Val) ->
        #{
1179
            tc_pgdelay := TC_PGDELAY
1180
         } = Val,
1181
        reverse(<<
1182
            TC_PGDELAY:8
1183
        >>);
1184
1185 reg(encode, tc_pgtest, Val) ->
        #{
1186
            tc_pgtest := TC_PGTEST
1187
         } = Val,
1188
        reverse(<<
1189
            TC_PGTEST:8
1190
        >>);
1191
1192 reg(decode, tx_cal, Resp) ->
        <<
1193
            TC_PGTEST:8, % TC_PGTEST
1194
            TC_PGDELAY:8, % TC_PGDELAY
1195
            _:4, DELAY_CNT:12, % TC_PG_STATUS
1196
            _:2, PG_TMEAS:4, Reserved0:1, PG_START:1, % TC_PG_CTRL
1197
            SAR_WTEMP:8, SAR_WVBAT:8, % TC_SARW
1198
            _:8, SAR_LTEMP:8, SAR_LVBAT:8, % TC_SARL
1199
            _:8, % Place holder to fill the gap between the offsets
1200
            _:15, SAR_CTRL:1 % TC_SARC
1201
        >> = reverse(Resp),
1202
        #{
1203
            tc_pgtest => TC_PGTEST,
1204
            tc_pgdelay => TC_PGDELAY,
1205
            tc_pg_status => #{delay_cnt => DELAY_CNT},
1206
            tc_pg_ctrl => #{pg_tmeas => PG_TMEAS, res => Reserved0,
1207
       pg_start => PG_START },
            tc_sarw => #{sar_wtemp => SAR_WTEMP, sar_wvbat =>
1208
       SAR_WVBAT},
            tc_sarl => #{sar_ltemp => SAR_LTEMP, sar_lvbat =>
1209
```

```
SAR_LVBAT},
            tc_sarc => #{sar_ctrl => SAR_CTRL}
1210
       };
1211
1212 reg(encode, fs_pllcfg, Val) ->
       #{
1213
            fs_pllcfg := FS_PLLCFG
1214
        } = Val,
        reverse(<<
            FS_PLLCFG:32
1217
        >>);
1218
1219 reg(encode, fs_plltune, Val) ->
        #{
            fs_plltune := FS_PLLTUNE
1221
        } = Val,
1222
        reverse(<<
1223
            FS PLLTUNE:8
1224
       >>);
1225
1226 reg(encode, fs_xtalt, Val) ->
1227
       #{
         res := Reserved, xtalt := XTALT
1228
         } = Val,
1229
        reverse(<<
1230
            Reserved:3, XTALT:5
1231
        >>);
1232
1233 reg(decode, fs_ctrl, Resp) ->
        <<
1234
            _:48, % Reserved 3
1235
            Reserved:3, XTALT:5, % FS_XTALT
1236
            _:16, % Reserved 2
1237
            FS_PLLTUNE:8, % FS_PLLTUNE
1238
            FS PLLCFG:32, % FS PLLCFG
1239
            _:56 % Reserved 1
1240
        >> = reverse(Resp),
1241
1242
        #{
            fs_xtalt => #{res => Reserved, xtalt => XTALT},
1243
            fs_plltune => FS_PLLTUNE,
1244
            fs_pllcfg => FS_PLLCFG
1245
       };
1246
1247 reg(encode, aon_wcfg, Val) ->
        #{
1248
            onw_lld := ONW_LLD, onw_llde := ONW_LLDE, pres_slee :=
1249
       PRES_SLEE, own_164 := OWN_L64, own_ldc := OWN_LDC, own_leui :=
       OWN_LEUI, own_rx := OWN_RX, own_rad := OWN_RAD
         } = Val,
1250
        reverse(<<
1251
            2#0:3, ONW_LLD:1, ONW_LLDE:1, 2#0:2, PRES_SLEE:1, OWN_L64
1252
       :1, OWN_LDC:1, 2#0:2, OWN_LEUI:1, 2#0:1, OWN_RX:1, OWN_RAD:1 %
       AON_WCFG
       >>);
1253
```

```
1254 reg(encode, aon_ctrl, Val) ->
1255
       #{
            dca_enab := DCA_ENAB, dca_read := DCA_READ, upl_cfg :=
1256
       UPL_CFG, save := SAVE, restore := RESTORE
        } = Val,
1257
       reverse(<<
1258
            DCA_ENAB:1, 2#0:3, DCA_READ:1, UPL_CFG:1, SAVE:1, RESTORE
1259
       :1 % AON_CTRL
       >>);
1260
1261 reg(encode, aon_rdat, Val) ->
        #{
1262
            aon rdat := AON RDAT
1263
        } = Val,
1264
        reverse(<<
1265
            AON_RDAT:8 % AON_RDAT
1266
       >>);
1267
1268 reg(encode, aon_addr, Val) ->
1269
       #{
            aon addr := AON ADDR
1270
        \} = Val,
1271
       reverse(<<
1272
            AON_ADDR:8 % AON_ADDR
1273
        >>);
1274
1275 reg(encode, aon_cfg0, Val) ->
1276
        #{
            sleep_tim := SLEEP_TIM, lpclkdiva := LPCLKDIVA, lpdiv_en
1277
       := LPDIV_EN, wake_cnt := WAKE_CNT, wake_spi := WAKE_SPI,
       wake_pin := WAKE_PIN, sleep_en := SLEEP_EN
        } = Val,
1278
       reverse(<<
1279
            SLEEP_TIM:16, LPCLKDIVA:11, LPDIV_EN:1, WAKE_CNT:1,
1280
       WAKE_SPI:1, WAKE_PIN:1, SLEEP_EN:1 % AON_CFGO
       >>);
1281
1282 reg(encode, aon_cfg1, Val) ->
       #{
1283
            res := Reserved, lposc_c := LPOSC_C, smxx := SMXX,
1284
       sleep_ce := SLEEP_CE
        } = Val,
1285
       reverse(<<
1286
            Reserved:13, LPOSC_C:1, SMXX:1, SLEEP_CE:1 % AON_CFG1
1287
        >>);
1288
1289 reg(decode, aon, Resp) ->
        <<
1290
            Reserved:13, LPOSC_C:1, SMXX:1, SLEEP_CE:1, % AON_CFG1
1291
            SLEEP_TIM:16, LPCLKDIVA:11, LPDIV_EN:1, WAKE_CNT:1,
1292
       WAKE_SPI:1, WAKE_PIN:1, SLEEP_EN:1, % AON_CFGO
            _:8, % Reserved 1
1293
            AON_ADDR:8, % AON_ADDR
1294
            AON_RDAT:8, % AON_RDAT
1295
```

```
DCA_ENAB:1, _:3, DCA_READ:1, UPL_CFG:1, SAVE:1, RESTORE:1,
1296
       % AON_CTRL
            _:3, ONW_LLD:1, ONW_LLDE:1, _:2, PRES_SLEE:1, OWN_L64:1,
1297
      OWN_LDC:1, _:2, OWN_LEUI:1, _:1, OWN_RX:1, OWN_RAD:1 % AON_WCFG
       >> = reverse(Resp),
1298
       #{
1299
            aon_cfg1 => #{res => Reserved, lposc_c => LPOSC_C, smxx =>
1300
       SMXX, sleep_ce => SLEEP_CE},
            aon_cfg0 => #{sleep_tim => SLEEP_TIM, lpclkdiva =>
1301
      LPCLKDIVA, lpdiv_en => LPDIV_EN, wake_cnt => WAKE_CNT, wake_spi
       => WAKE_SPI, wake_pin => WAKE_PIN, sleep_en => SLEEP_EN},
            aon_addr => AON_ADDR,
1302
            aon_rdat => AON_RDAT,
1303
            aon_ctrl => #{dca_enab => DCA_ENAB, dca_read => DCA_READ,
1304
      upl_cfg => UPL_CFG, save => SAVE, restore => RESTORE},
            aon_wcfg => #{onw_lld => ONW_LLD, onw_llde => ONW_LLDE,
1305
      pres_slee => PRES_SLEE, own_164 => OWN_L64, own_ldc => OWN_LDC,
       own_leui => OWN_LEUI, own_rx => OWN_RX, own_rad => OWN_RAD}
       }:
1306
   reg(encode, otp_wdat, Val) ->
1307
       #{
1308
           otp_wdat := OTP_WDAT
1309
        } = Val,
       reverse(<<
1311
            OTP_WDAT:32 % OTP_WDAT
1312
       >>);
1314 reg(encode, otp_addr, Val) ->
       #{
           otpaddr := OTP_ADDR, res := Reserved
1316
        } = Val,
1317
       reverse(<<
1318
           Reserved:5, OTP_ADDR:11 % OTP_ADDR
1319
       >>);
1321 reg(encode, otp_ctrl, Val) ->
       #{
1322
           ldeload := LDELOAD, res1 := Reserved1, otpmr := OTPMR,
1323
      otpprog := OTPPROG, res2 := Reserved2, otpmrwr := OTPMRWR, res3
        := Reserved3, otpread := OTPREAD, otp_rden := OTPRDEN
        } = Val,
1324
       reverse(<<
1325
            LDELOAD:1, Reserved1:4, OTPMR:4, OTPPROG:1, Reserved2:2,
1326
      OTPMRWR:1, Reserved3:1, OTPREAD:1, OTPRDEN:1 % OTP_CTRL
       >>);
1327
1328 reg(encode, otp_stat, Val) ->
       #{
           res := Reserved, otp_vpok := OTP_VPOK, otpprgd := OTPPRGD
1330
        \} = Val,
1331
       reverse(<<
1332
            Reserved:14, OTP_VPOK:1, OTPPRGD:1 % OTP_STAT
1333
```

```
>>);
1335 reg(encode, otp_rdat, Val) ->
       #{
1336
            otp_rdat := OTP_RDAT
1337
        } = Val,
1338
       reverse(<<
1339
            OTP_RDAT:32 % OTP_RDAT
1340
       >>):
1341
1342 reg(encode, opt_srdat, Val) ->
1343
       #{
            otp_srdat := OTP_SRDAT
1344
        } = Val,
1345
       reverse(<<
1346
            OTP_SRDAT:32 % OTP_SRDAT
1347
       >>);
1348
1349 reg(encode, otp_sf, Val) ->
       #{
1350
            res1 := Reserved1, ops_sel := OPS_SEL, res2 := Reserved2,
1351
      ldo_kick := LDO_KICK, ops_kick := OPS_KICK
        } = Val,
1352
       reverse(<<
1353
            Reserved1:2, OPS_SEL:1, Reserved2:3, LDO_KICK:1, OPS_KICK
1354
       :1 % OTP_SF
       >>);
1355
1356 reg(decode, otp_if, Resp) ->
       <<
1357
            Reserved5:2, OPS_SEL:1, Reserved6:3, LDO_KICK:1, OPS_KICK
1358
       :1, % OTP_SF
            OTP_SRDAT:32, % OTP_SRDAT
1359
            OTP_RDAT:32, % OTP_RDAT
1360
            Reserved4:14, OTP VPOK:1, OTPPRGD:1, % OTP STAT
1361
            LDELOAD:1, Reserved1:4, OTPMR:4, OTPPROG:1, Reserved2:2,
1362
      OTPMRWR:1, Reserved3:1, OTPREAD:1, OTPRDEN:1, % OTP_CTRL
            Reserved0:5, OTP_ADDR:11, % OTP_ADDR
1363
            OTP_WDAT:32 % OTP_WDAT
1364
       >> = reverse(Resp),
1365
       #{
1366
            otp_sf => #{res1 => Reserved5, ops_sel => OPS_SEL, res2 =>
1367
        Reserved6, ldo_kick => LDO_KICK, ops_kick => OPS_KICK},
            otp_srdat => OTP_SRDAT,
1368
            otp_rdat => OTP_RDAT,
1369
            otp_stat => #{res => Reserved4, otp_vpok => OTP_VPOK,
      otpprgd => OTPPRGD},
            otp_ctrl => #{ldeload => LDELOAD, res1 => Reserved1, otpmr
1371
       => OTPMR, otpprog => OTPPROG, res2 => Reserved2, otpmrwr =>
      OTPMRWR, res3 => Reserved3, otpread => OTPREAD, otp_rden =>
       OTPRDEN},
            otp_addr => #{otpaddr => OTP_ADDR, res => Reserved0},
1372
            otp_wdat => OTP_WDAT
1373
```

1334

```
1375 reg(decode, lde_thresh, Resp) ->
1376
        <<
1377
          LDE_THRESH:16
        >> = reverse(Resp),
1378
        #{
1379
          lde_thresh => LDE_THRESH
1380
        }:
1381
1382 reg(encode, lde_cfg1, Val) ->
        #{
1383
          pmult := PMULT, ntm := NTM
1384
         } = Val,
1385
        reverse(<<
1386
            PMULT:3, NTM:5
1387
        >>);
1388
1389 reg(decode, lde_cfg1, Resp) ->
        <<
1390
          PMULT:3, NTM:5
1391
1392
        >> = reverse(Resp),
        #{
1393
          lde_cfg1 => #{pmult => PMULT, ntm => NTM}
1394
        };
1395
1396 reg(decode, lde_ppindx, Resp) ->
        <<
1397
          LDE_PPINDX:16
1398
        >> = reverse(Resp),
1399
        #{
1400
          lde_ppindx => LDE_PPINDX
1401
        };
1402
1403 reg(decode, lde_ppampl, Resp) ->
        <<
1404
          LDE_PPAMPL:16
1405
        >> = reverse(Resp),
1406
1407
        #{
          lde_ppampl => LDE_PPAMPL
1408
        };
1409
1410 reg(encode, lde_rxantd, Val) ->
        #{
1411
          lde_rxantd := LDE_RXANTD
1412
        } = Val,
1413
        reverse(<<
1414
            LDE_RXANTD:16
1415
        >>);
1416
1417 reg(decode, lde_rxantd, Resp) ->
        <<
1418
          LDE_RXANTD:16
1419
        >> = reverse(Resp),
1420
        #{
1421
          lde_rxantd => LDE_RXANTD
1422
```

1374 };

```
1423 };
1424 reg(encode, lde_cfg2, Val) ->
1425
        #{
            lde_cfg2 := LDE_CFG2
1426
         } = Val,
1427
        reverse(<<
1428
            LDE_CFG2:16
1429
        >>);
1430
1431 reg(decode, lde_cfg2, Resp) ->
        <<
1432
          LDE_CFG2:16
1433
        >> = reverse(Resp),
1434
        #{
1435
          lde_cfg2 => LDE_CFG2
1436
        };
1437
1438 reg(encode, lde_repc, Val) ->
        #{
1439
            lde_repc := LDE_REPC
1440
1441
         } = Val,
        reverse(<<
1442
            LDE_REPC:16
1443
        >>);
1444
1445 reg(decode, lde_repc, Resp) ->
1446
        <<
          LDE_REPC:16
1447
        >> = reverse(Resp),
1448
        #{
1449
          lde_repc => LDE_REPC
1450
        };
1451
1452 reg(encode, evc_ctrl, Val) ->
        #{
1453
            evc_clr := EVC_CLR, evc_en := EVC_EN
1454
        } = Val,
1455
1456
        reverse(<<
             2#0:30, EVC_CLR:1, EVC_EN:1 % EVC_CTRL
1457
        >>);
1458
1459 reg(encode, diag_tmc, Val) ->
        #{
1460
            tx_pstm := TX_PSTM
1461
         } = Val,
1462
        reverse(<<
1463
             2#0:11, TX_PSTM:1, 2#0:4 % DIAG_TMC
1464
        >>);
1465
1466 reg(decode, dig_diag, Resp) ->
        <<
1467
             _:11, TX_PSTM:1, _:4, % DIAG_TMC
1468
             _:64, % Reserved 1
1469
            _:4, EVC_TPW:12, % EVC_TPW
1470
            _:4, EVC_HPW:12, % EVC_HPW
1471
```

```
_:4, EVC_TXFS:12, % EVC_TXFS
1472
            _:4, EVC_FWTO:12, % EVC_FWTO
1473
            _:4, EVC_PTO:12, % EVC_PTO
1474
            _:4, EVC_STO:12, % EVC_STO
1475
            _:4, ECV_OVR:12, % EVC_OVR
1476
            _:4, EVC_FFR:12, % EVC_FFR
1477
            _:4, EVC_FCE:12, % EVC_FCE
1478
            _:4, EVC_FCG:12, % EVC_FCG
1479
            _:4, EVC_RSE:12, % EVC_RSE
1480
            _:4, EVC_PHE:12, % EVC_PHE
1481
            _:30, EVC_CLR:1, EVC_EN:1 % EVC_CTRL
1482
       >> = reverse(Resp),
1483
       #{
1484
            diag_tmc => #{tx_pstm => TX_PSTM},
1485
            evc_tpw => EVC_TPW,
1486
            evc_hpw => EVC_HPW,
1487
            evc_txfs => EVC_TXFS,
1488
            evc_fwto => EVC_FWTO,
1489
            evc pto => EVC PTO,
1490
            evc_sto => EVC_STO,
1491
            evc_ovr => ECV_OVR,
1492
            evc_ffr => EVC_FFR,
1493
            evc_fce => EVC_FCE,
1494
            evc_fcg => EVC_FCG,
1495
            evc_rse => EVC_RSE,
1496
            evc_phe => EVC_PHE,
1497
            evc_ctrl => #{evc_clr => EVC_CLR, evc_en => EVC_EN}
1498
       };
1499
1500 reg(encode, pmsc_ctrl0, Val) ->
       #{
1501
            softreset := SOFTRESET, pll2 seq en := PLL2 SEQ EN,
1502
      khzclken := KHZCLKEN, gpdrn := GPDRN, gpdce := GPDCE,
            gprn := GPRN, gpce := GPCE, amce := AMCE, adcce := ADCCE,
1503
      otp := OTP, res8 := Res8, res7 := Res7, face := FACE, txclks :=
       TXCLKS, rxclks := RXCLKS, sysclks := SYSCLKS % Here we need
      res8 for the initial config of the DW1000. We need to write it
        } = Val,
1504
       reverse(<<
1505
            SOFTRESET:4, 2#000:3, PLL2_SEQ_EN:1, KHZCLKEN:1, 2#011:3,
1506
      GPDRN:1, GPDCE:1, GPRN:1, GPCE:1, AMCE:1, 2#0000:4, ADCCE:1,
      OTP:1, Res8:1, Res7:1, FACE:1, TXCLKS:2, RXCLKS:2, SYSCLKS:2 %
      PMSC_CTRLO
       >>);
1507
1508 reg(encode, pmsc_ctrl1, Val) ->
       #{
            khzclkdiv := KHZCLKDIV, lderune := LDERUNE, pllsyn :=
      PLLSYN, snozr := SNOZR, snoze := SNOZE, arxslp := ARXSLP,
      atxslp := ATXSLP, pktseq := PKTSEQ, arx2init := ARX2INIT
        } = Val,
1511
```

```
reverse(<<
            KHZCLKDIV:6, 2#01000000:8, LDERUNE:1, 2#0:1, PLLSYN:1,
      SNOZR:1, SNOZE:1, ARXSLP:1, ATXSLP:1, PKTSEQ:8, 2#0:1, ARX2INIT
       :1, 2#0:1 % PMSC_CTRL1
       >>);
1514
1515 reg(encode, pmsc_snozt, Val) ->
       #{
            snoz_tim := SNOZ_TIM
1517
        } = Val,
1518
       reverse(<<
1519
            SNOZ_TIM:8 % PMSC_SNOZT
1520
       >>):
1521
1522 reg(encode, pmsc_txfseq, Val) ->
1523
       #{
           txfineseq := TXFINESEQ
1524
        } = Val,
1525
       reverse(<<
1526
           TXFINESEQ:16 % PMSC TXFINESEQ
1527
       >>):
1528
1529 reg(encode, pmsc_ledc, Val) ->
       #{
1530
           res31 := RES31, blnknow := BLNKNOW, res15 := RES15, blnken
       := BLNKEN, blink_tim := BLINK_TIM
        } = Val,
       reverse(<<
            RES31:12, BLNKNOW:4, RES15:7, BLNKEN:1, BLINK_TIM:8 %
      PMSC_LEDC
       >>);
1535
1536 % mapping pmsc ctrl0 from: https://forum.qorvo.com/t/pmsc-ctrl0-
      bits8-15/746/3
1537 reg(decode, pmsc, Resp) ->
       % User manual says: reserved bits should be preserved at their
1538
       reset value => can hardcode their values ? Safe to do that ?
1539
       <<
           Res31:12, BLNKNOW:4, Res15:7, BLNKEN:1, BLINK_TIM:8, %
1540
      PMSC_LEDC
           TXFINESEQ:16, % PMSC_TXFINESEQ
1541
            _:(25*8), % Reserved 2
           SNOZ_TIM:8, % PMSC_SNOZT
            _:32, % Reserved 1
1544
            KHZCLKDIV:6, _:8, LDERUNE:1, _:1, PLLSYN:1, SNOZR:1, SNOZE
1545
       :1, ARXSLP:1, ATXSLP:1, PKTSEQ:8, _:1, ARX2INIT:1, _:1, %
      PMSC_CTRL1
            SOFTRESET:4, _:3, PLL2_SEQ_EN:1, KHZCLKEN:1, _:3, GPDRN:1,
1546
       GPDCE:1, GPRN:1, GPCE:1, AMCE:1, _:4, ADCCE:1, OTP:1, Res8:1,
      Res7:1, FACE:1, TXCLKS:2, RXCLKS:2, SYSCLKS:2 % PMSC_CTRL0
       >> = reverse(Resp),
1547
       #{
1548
           pmsc_ledc => #{res31 => Res31, blnknow => BLNKNOW, res15
1549
```

```
=> Res15, blnken => BLNKEN, blink_tim => BLINK_TIM},
           pmsc_txfseq => #{txfineseq => TXFINESEQ},
           pmsc_snozt => #{snoz_tim => SNOZ_TIM},
           pmsc_ctrl1 => #{khzclkdiv => KHZCLKDIV, lderune => LDERUNE
       pllsyn => PLLSYN, snozr => SNOZR, snoze => SNOZE, arxslp =>
      ARXSLP, atxslp => ATXSLP, pktseq => PKTSEQ, arx2init =>
      ARX2INIT},
           pmsc_ctrl0 => #{softreset => SOFTRESET, pll2_seq_en =>
      PLL2_SEQ_EN, khzclken => KHZCLKEN, gpdrn => GPDRN, gpdce =>
      GPDCE, gprn => GPRN, gpce => GPCE, amce => AMCE, adcce => ADCCE
       , otp => OTP, res8 => Res8, res7 => Res7, face => FACE, txclks
      => TXCLKS, rxclks => RXCLKS, sysclks => SYSCLKS}
       };
1554
1555 reg(decode, RegFile, Resp) -> error({unknown_regfile_to_decode,
      RegFile, Resp});
1556 reg(encode, RegFile, Resp) -> error({unknown_regfile_to_encode,
      RegFile, Resp}).
1557
1558 rw(read) -> 0;
1559 rw(write) -> 1.
1560
1561 % Mapping of the different register IDs to their hexadecimal value
1562 regFile(dev_id) -> 16#00;
1563 regFile(eui) -> 16#01;
1564 % OxO2 is reserved
1565 regFile(panadr) -> 16#03;
1566 regFile(sys_cfg) -> 16#04;
1567 % OxO5 is reserved
1568 regFile(sys_time) -> 16#06;
1569 % Ox07 is reserved
1570 regFile(tx fctrl) -> 16#08;
1571 regFile(tx_buffer) -> 16#09;
1572 regFile(dx_time) -> 16#0A;
1573 % OxOB is reserved
1574 regFile(rx_fwto) -> 16#0C;
1575 regFile(sys_ctrl) -> 16#0D;
1576 regFile(sys_mask) -> 16#0E;
1577 regFile(sys_status) -> 16#0F;
1578 regFile(rx_finfo) -> 16#10;
1579 regFile(rx_buffer) -> 16#11;
1580 regFile(rx_fqual) -> 16#12;
1581 regFile(rx_ttcki) -> 16#13;
1582 regFile(rx_ttcko) -> 16#14;
1583 regFile(rx_time) -> 16#15;
1584 % Ox16 is reserved
1585 regFile(tx_time) -> 16#17;
1586 regFile(tx_antd) -> 16#18;
1587 regFile(sys_state) -> 16#19;
1588 regFile(ack_resp_t) -> 16#1A;
```

```
1589 % Ox1B is reserved
1590 % Ox1C is reserved
1591 regFile(rx_sniff) -> 16#1D;
1592 regFile(tx_power) -> 16#1E;
1593 regFile(chan_ctrl) -> 16#1F;
1594 % Ox20 is reserved
1595 regFile(usr_sfd) -> 16#21;
1596 % Ox22 is reserved
1597 regFile(agc_ctrl) -> 16#23;
1598 regFile(ext_sync) -> 16#24;
1599 regFile(acc_mem) -> 16#25;
1600 regFile(gpio_ctrl) -> 16#26;
1601 regFile(drx_conf) -> 16#27;
1602 regFile(rf_conf) -> 16#28;
1603 % Ox29 is reserved
1604 regFile(tx_cal) -> 16#2A;
1605 regFile(fs_ctrl) -> 16#2B;
1606 regFile(aon) -> 16#2C;
1607 regFile(otp_if) -> 16#2D;
1608 regFile(lde_ctrl) -> regFile(lde_if); % No size ?
1609 regFile(lde_if) -> 16#2E;
1610 regFile(dig_diag) -> 16#2F;
1611 % 0x30 - 0x35 are reserved
1612 regFile(pmsc) -> 16#36;
1613 \% 0x37 - 0x3F are reserved
1614 regFile(RegId) -> error({wrong_register_ID, RegId}).
1615
1616 % Only the writtable subregisters in SRW register files are
      present here
1617 % AGC CTRL
1618 subReg(agc_ctrl1) -> 16#02;
1619 subReg(agc_tune1) -> 16#04;
1620 subReg(agc_tune2) -> 16#0C;
1621 subReg(agc_tune3) -> 16#12;
1622 subReg(agc_stat1) -> 16#1E;
1623 subReg(ec_ctrl) -> 16#00;
1624 subReg(gpio_mode) -> 16#00;
1625 subReg(gpio_dir) -> 16#08;
1626 subReg(gpio_dout) -> 16#0C;
1627 subReg(gpio_irqe) -> 16#10;
1628 subReg(gpio_isen) -> 16#14;
1629 subReg(gpio_imode) -> 16#18;
1630 subReg(gpio_ibes) -> 16#1C;
1631 subReg(gpio_iclr) -> 16#20;
1632 subReg(gpio_idbe) -> 16#24;
1633 subReg(gpio_raw) -> 16#28;
1634 subReg(drx_tune0b) -> 16#02;
1635 subReg(drx_tune1a) \rightarrow 16#04;
1636 subReg(drx_tune1b) -> 16#06;
```

```
1637 subReg(drx_tune2) -> 16#08;
1638 subReg(drx_sfdtoc) -> 16#20;
1639 subReg(drx_pretoc) -> 16#24;
1640 subReg(drx_tune4h) \rightarrow 16#26;
1641 subReg(rf_conf) -> 16#00;
1642 subReg(rf_rxctrlh) -> 16#0B;
1643 subReg(rf_txctrl) -> 16#0C;
1644 subReg(ldotune) \rightarrow 16#30;
1645 subReg(tc_sarc) -> 16#00;
1646 subReg(tc_pg_ctrl) -> 16#08;
1647 subReg(tc_pgdelay) -> 16#0B;
1648 subReg(tc_pgtest) -> 16#0C;
1649 subReg(fs_pllcfg) -> 16#07;
1650 subReg(fs_plltune) -> 16#0B;
1651 subReg(fs_xtalt) -> 16#0E;
1652 subReg(aon_wcfg) -> 16#00;
1653 subReg(aon_ctrl) -> 16#02;
1654 subReg(aon_rdat) -> 16#03;
1655 subReg(aon_addr) -> 16#04;
1656 subReg(aon_cfg0) -> 16#06;
1657 subReg(aon_cfg1) -> 16#0A;
1658 subReg(otp_wdat) -> 16#00;
1659 subReg(otp_addr) \rightarrow 16\#04;
1660 subReg(otp_ctrl) -> 16#06;
1661 subReg(otp_stat) -> 16#08;
1662 subReg(otp_rdat) -> 16#0A;
1663 subReg(otp_srdat) -> 16#0E;
1664 subReg(otp_sf) -> 16#12;
1665 subReg(lde_thresh) -> 16#00;
1666 subReg(lde_cfg1) -> 16#806;
1667 subReg(lde_ppindx) -> 16#1000;
1668 subReg(lde_ppampl) -> 16#1002;
1669 subReg(lde_rxantd) -> 16#1804;
1670 subReg(lde_cfg2) -> 16#1806;
1671 subReg(lde_repc) -> 16#2804;
1672 subReg(evc_ctrl) -> 16#00;
1673 subReg(diag_tmc) -> 16#24;
1674 subReg(pmsc_ctrl0) -> 16#00;
1675 subReg(pmsc_ctrl1) -> 16#04;
1676 subReg(pmsc_snozt) -> 16#0C;
1677 subReg(pmsc_txfseq) -> 16#26;
1678 subReg(pmsc_ledc) -> 16#28.
1679
1680
1681 % Mapping of the size in bytes of the different register IDs
1682 regSize(dev_id) -> 4;
1683 regSize(eui) -> 8;
1684 regSize(panadr) -> 4;
1685 regSize(sys_cfg) -> 4;
```

```
1686 regSize(sys_time) -> 5;
1687 regSize(tx_fctrl) -> 5;
1688 regSize(tx_buffer) -> 1024;
1689 regSize(dx_time) -> 5;
1690 regSize(rx_fwto) -> 2; % user manual gives 2 bytes and bits 16-31
      are reserved
1691 regSize(sys_ctrl) -> 4;
1692 regSize(sys_mask) -> 4;
1693 regSize(sys_status) -> 5;
1694 regSize(rx_finfo) -> 4;
1695 regSize(rx_buffer) -> 1024;
1696 regSize(rx_fqual) -> 8;
1697 regSize(rx_ttcki) -> 4;
1698 regSize(rx_ttcko) -> 5;
1699 regSize(rx_time) -> 14;
1700 regSize(tx_time) -> 10;
1701 regSize(tx_antd) -> 2;
1702 regSize(sys_state) -> 4;
1703 regSize(ack_resp_t) -> 4;
1704 regSize(rx_sniff) -> 4;
1705 regSize(tx_power) -> 4;
1706 regSize(chan_ctrl) -> 4;
1707 regSize(usr_sfd) -> 41;
1708 regSize(agc_ctrl) -> 33;
1709 regSize(ext_sync) -> 12;
1710 regSize(acc_mem) -> 4064;
1711 regSize(gpio_ctrl) -> 44;
1712 regSize(drx_conf) -> 44; % user manual gives 44 bytes but sum of
      register length gives 45 bytes
1713 regSize(rf_conf) -> 58; % user manual gives 58 but sum of all its
      register gives 53 => Placeholder for the remaining 8 bytes
1714 regSize(tx_cal) -> 13; % user manual gives 52 bytes but sum of all
       sub regs gives 13 bytes
1715 regSize(fs_ctrl) -> 21;
1716 regSize(aon) -> 12;
1717 regSize(otp_if) -> 19; % user manual gives 18 bytes in regs table
      but sum of all sub regs is 19 bytes
1718 regSize(lde_ctrl) -> undefined; % No size ?
1719 regSize(lde_if) -> undefined; % No size ?
1720 regSize(dig_diag) -> 38; % user manual gives 41 bytes but sum of
      all sub regs gives 38 bytes
1721 regSize(pmsc) -> 44. % user manual gives 48 bytes but sum of all
      sub regs gives 41 bytes
1722
1723 %% Gives the size in bytes
1724 subRegSize(agc_ctrl1) -> 2;
1725 subRegSize(agc_tune1) -> 2;
1726 subRegSize(agc_tune2) -> 4;
1727 subRegSize(agc_tune3) -> 2;
```

```
1728 subRegSize(agc_stat1) -> 3;
1729 subRegSize(ec_ctrl) -> 4;
1730 subRegSize(gpio_mode) -> 4;
1731 subRegSize(gpio_dir) -> 4;
1732 subRegSize(gpio_dout) -> 4;
1733 subRegSize(gpio_irqe) -> 4;
1734 subRegSize(gpio_isen) -> 4;
1735 subRegSize(gpio_imode) -> 4;
1736 subRegSize(gpio_ibes) -> 4;
1737 subRegSize(gpio_iclr) -> 4;
1738 subRegSize(gpio_idbe) -> 4;
1739 subRegSize(gpio_raw) -> 4;
1740 subRegSize(drx_tuneOb) -> 2;
1741 subRegSize(drx_tune1a) -> 2;
1742 subRegSize(drx_tune1b) -> 2;
1743 subRegSize(drx_tune2) -> 4;
1744 subRegSize(drx_sfdtoc) -> 2;
1745 subRegSize(drx_pretoc) -> 2;
1746 subRegSize(drx tune4h) -> 2;
1747 subRegSize(rf_conf) -> 4;
1748 subRegSize(rf_rxctrlh) -> 1;
1749 subRegSize(rf_txctrl) -> 4; % ! table in user manual gives 3 but
      details gives 4
1750 subRegSize(ldotune) -> 5;
1751 subRegSize(tc_sarc) -> 2;
1752 subRegSize(tc_pg_ctrl) -> 1;
1753 subRegSize(tc_pgdelay) -> 1;
1754 subRegSize(tc_pgtest) -> 1;
1755 subRegSize(fs_pllcfg) -> 4;
1756 subRegSize(fs_plltune) -> 1;
1757 subRegSize(fs_xtalt) -> 1;
1758 subRegSize(aon_wcfg) -> 2;
1759 subRegSize(aon_ctrl) -> 1;
1760 subRegSize(aon_rdat) -> 1;
1761 subRegSize(aon_addr) -> 1;
1762 subRegSize(aon_cfg0) -> 4;
1763 subRegSize(aon_cfg1) -> 2;
1764 subRegSize(otp_wdat) -> 4;
1765 subRegSize(otp_addr) -> 2;
1766 subRegSize(otp_ctrl) -> 2;
1767 subRegSize(otp_stat) -> 2;
1768 subRegSize(otp_rdat) -> 4;
1769 subRegSize(otp_srdat) -> 4;
1770 subRegSize(otp_sf) -> 1;
1771 subRegSize(lde_thresh) -> 2;
1772 subRegSize(lde_cfg1) -> 1;
1773 subRegSize(lde_ppindx) -> 2;
1774 subRegSize(lde_ppampl) -> 2;
1775 subRegSize(lde_rxantd) -> 2;
```

```
1776 subRegSize(lde_cfg2) -> 2;
1777 subRegSize(lde_repc) -> 2;
1778 subRegSize(evc_ctrl) -> 4;
1779 subRegSize(diag_tmc) -> 2;
1780 subRegSize(pmsc_ctrl0) -> 4;
1781 subRegSize(pmsc_ctrl1) -> 4;
1782 subRegSize(pmsc_snozt) -> 1;
1783 subRegSize(pmsc_txfseq) -> 2;
1784 subRegSize(pmsc_ledc) -> 4;
1785 subRegSize(_) -> error({error}).
1786
1787 %--- Debug
1788
   debug_read(Reg, Value) ->
1789
       io:format("[PmodUWB] read [16#~2.16.0B - ~w] --> ~s -> ~s~n",
1790
            [regFile(Reg), Reg, debug_bitstring(Value),
1791
      debug_bitstring_hex(Value)]
       ).
1793
   debug_write(Reg, Value) ->
1794
       io:format("[PmodUWB] write [16#~2.16.0B - ~w] --> ~s -> ~s~n",
1795
            [regFile(Reg), Reg, debug_bitstring(Value),
1796
      debug_bitstring_hex(Value)]
       ).
1797
   debug_write(Reg, SubReg, Value) ->
1798
       io:format("[PmodUWB] write [16#~2.16.0B - ~w - 16#~2.16.0B - ~
1799
      w] --> ~s -> ~s ~n",
            [regFile(Reg), Reg, subReg(SubReg), SubReg,
1800
      debug_bitstring(Value), debug_bitstring_hex(Value)]
       ).
1801
1802
1803 debug_bitstring(Bitstring) ->
       lists:flatten([io_lib:format("2#~8.2.0B ", [X]) || <<X>> <=
1804
      Bitstring]).
1805
1806 debug_bitstring_hex(Bitstring) ->
       lists:flatten([io_lib:format("16#~2.16.0B ", [X]) || <<X>> <=
1807
      Bitstring]).
```

```
Listing A.2: pmod_uwb.erl
```

Appendix B

MAC layer code

```
1 -include("pmod_uwb.hrl").
2
3 -define(FTYPE_BEACON, 3#000).
4 -define(FTYPE_DATA, 2#001).
5 -define(FTYPE_ACK, 2#010).
6 -define(FTYPE_MACCOM, 2#011).
8 -define(NONE, 2#00).
9 -define(SHORT_ADDR, 2#10).
10 -define(EXTENDED, 2#11).
11
12
13 -type ftype() :: ?FTYPE_BEACON | ?FTYPE_DATA | ?FTYPE_ACK | ?
     FTYPE MACCOM.
14 -type addr_mode() :: ?NONE | ?SHORT_ADDR | ?EXTENDED.
15 -type addr() :: bitstring().
16
17 \% @doc frame control of a MAC header for IEEE 802.15.4
18 -record(frame_control, {frame_type = ?FTYPE_DATA :: ftype(),
                            sec_en = ?DISABLED :: flag(),
19
20
                            frame_pending= ?DISABLED :: flag(),
                            ack_req = ?DISABLED :: flag(),
21
                            pan_id_compr = ?DISABLED :: flag(),
22
                            dest_addr_mode = ?SHORT_ADDR :: addr_mode
23
     (),
                            frame_version = 2#00 :: integer(),
24
                            src_addr_mode = ?SHORT_ADDR :: addr_mode()
25
     }).
26
_{\rm 27} % @doc MAC header for IEEE 802.15.4
_{\rm 28} % Doesn't include the frame control nor a potential auxiliary
     security header
29 -record(mac_header, {seqnum = 0 :: integer(),
```

```
dest_pan = <<16#FFFF:16>> :: addr(),
dest_addr = <<16#FFFF:16>> :: addr(),
src_pan = <<16#FFFF:16>> :: addr(),
src_addr = <<16#FFFF:16>> :: addr()}).
```

30

31

32

33

Listing B.1: mac_layer.hrl

```
1 -module(mac_layer).
2
3 -include("mac_layer.hrl").
4
5 - export ([mac_send_data/3, mac_send_data/4, mac_receive/0,
     mac_receive/1]).
6 -export([mac_decode/1]).
7 -export([mac_frame/2, mac_frame/3]).
9
10 %--- API
11
12 %
13 % @doc builds a mac frame without a payload
14 % @equiv mac_frame(FrameControl, MacHeader, <<>>)
15 % @end
16 %
17 -spec mac_frame(FrameControl :: #frame_control{}, MacHeader :: #
    mac_header{}) -> bitstring().
18 mac_frame(FrameControl, MacHeader) ->
     mac_frame(FrameControl, MacHeader, <<>>).
19
20
21 %
22 % @doc builds a mac frame
23 % @returns a MAC frame ready to be transmitted in a bitstring (not
      including the CRC automatically added by the DW1000)
24 % @end
25 %
26 -spec mac_frame(FrameControl :: #frame_control{}, MacHeader :: #
    mac_header{}, Payload :: bitstring()) -> bitstring().
27 mac_frame(FrameControl, MacHeader, Payload) ->
Header = build_mac_header(FrameControl, MacHeader),
```

```
<<Header/bitstring, Payload/bitstring>>.
29
30
31 %
_{\rm 32} % @doc Sends a MAC frame using the pmod_uwb without any options
_{33} % The 2 bytes CRC are automatically added at the end of the
     payload and
34 % must not be included in the Payload given in the arguments
35 %
36 -spec mac_send_data(FrameControl :: #frame_control{}, MacHeader ::
      #mac_header{}, Payload :: bitstring()) -> ok.
37 mac_send_data(FrameControl, MacHeader, Payload) ->
      mac_send_data(FrameControl, MacHeader, Payload, #tx_opts{}).
38
39
40 %
41 % @doc Sends a MAC frame using the pmod_uwb using the specified
     options
_{42} % The 2 bytes CRC are automatically added at the end of the
     payload and
43 % must not be included in the Payload given in the arguments
44 % @end
45 %
                           _____
46 -spec mac_send_data(FrameControl :: #frame_control{}, MacHeader ::
      #mac_header{}, Payload :: bitstring(), Option :: #tx_opts{})
     -> ok | {FrameControl :: #frame_control{}, MacHeader :: #
     mac_header{}, Payload :: bitstring()}.
47 mac_send_data(FrameControl, MacHeader, Payload, Options) ->
      Message = mac_frame(FrameControl, MacHeader, Payload),
48
      pmod_uwb:transmit(Message, Options).
49
50
51 %
            _____
52 % @doc Receive a frame using the pmod_uwb and decode the frame
53 %
54 % @equiv mac_receive(false)
55 %
56 % @return the received mac frame decoded
57 %
58 -spec mac_receive() -> {FrameControl :: #frame_control{},
```

105

```
MacHeader :: #mac_header{}, Payload :: bitstring()}.
59 mac_receive() ->
      mac_receive(false).
60
61
62 %
63 % @doc Receive a frame using the pmod_uwb and decode the frame
_{64} % <code>@param RXEnab indicates if the reception was already enabled (or</code>
      is enabled with delay)
_{65} % <b>Warning:</b> if this function is called with RXEnab = true
     and the reception isn't set, the driver will be stuck in a loop
      without any timeout
66 % @return the received mac frame decoded
67 %
68 -spec mac_receive(RXEnab :: boolean()) -> {FrameControl :: #
     frame_control{}, MacHeader :: #mac_header{}, Payload ::
     bitstring()}.
69 mac_receive(RXEnab) ->
     case pmod_uwb:reception(RXEnab) of
70
          {Length, Data} -> mac_decode(Data);
71
          Err -> Err
72
      end.
73
74
75 %--- Internal
76
77 %
_{78} % @doc builds a mac header based on the FrameControl and the
     MacHeader structures given in the args.
_{79} % <b> The MAC header doesn't support security fields yet </b>
80 % Creturns the MAC header in a bitstring
81 % @end
82 %
83 -spec build_mac_header(FrameControl :: #frame_control{}, MacHeader
      :: #mac_header{}) -> bitstring().
84 build_mac_header(FrameControl, MacHeader) ->
      FC = build_frame_control(FrameControl),
85
86
      DestPan = reverse_byte_order(MacHeader#mac_header.dest_pan,
87
     <<>>),
      DestAddr= reverse_byte_order(MacHeader#mac_header.dest_addr,
88
```

```
<<>>),
      DestAddrFields = case FrameControl#frame_control.
89
      dest_addr_mode of
                             ?NONE -> <<>>;
90
                             _ -> <<DestPan/bitstring, DestAddr/</pre>
91
      bitstring>>
                        end,
92
93
      SrcPan = reverse_byte_order(MacHeader#mac_header.src_pan,
94
      <<>>),
      SrcAddr= reverse_byte_order(MacHeader#mac_header.src_addr,
95
      <<>>),
      SrcAddrFields = case {FrameControl#frame_control.src_addr_mode
96
      , FrameControl#frame_control.pan_id_compr, FrameControl#
      frame_control.dest_addr_mode} of
                            {?NONE, _, _} -> <<>>;
97
                            {_, ?DISABLED, _} -> <<SrcPan/bitstring,</pre>
98
      SrcAddr/bitstring>>; % if no compression is applied on PANID
      and SRC addr is present
                            {_, ?ENABLED, ?NONE} -> <<SrcPan/</pre>
99
      bitstring, SrcAddr/bitstring>>; % if there is a compression of
      the PANID but the dest addr isn't present
                           {_, ?ENABLED, _} -> <<SrcAddr/bitstring>>
100
      \% if there is a compression of the PANID and the dest addr is
      present
                        end,
      <<FC/bitstring, (MacHeader#mac_header.seqnum):8,
      DestAddrFields/bitstring, SrcAddrFields/bitstring>>.
103
104
105 %
106 % @doc decodes the MAC frame given in the arguments
107 % @return A tuple containing the decoded frame control, the
      decoded mac header and the payload
108 % @end
109 %
110 -spec mac_decode(Data :: bitstring()) -> {FrameControl :: #
      frame_control{}, MacHeader :: #mac_header{}, Payload ::
      bitstring()}.
111 mac_decode(Data) ->
       <<FC:16/bitstring, Seqnum:8, Rest/bitstring>> = Data,
      FrameControl = decode_frame_control(FC),
113
      decode_rest(FrameControl, Seqnum, Rest).
114
115
116 %
```

```
117 % Oprivate
118 % @doc Decodes the remaining sequence of bit present in the
      payload after the seqnum
119 % @end
120 %
121 decode_rest(#frame_control {frame_type = ?FTYPE_ACK} = FrameControl
      , Seqnum, _Rest) ->
      {FrameControl, #mac_header{seqnum = Seqnum}, <<>>};
122
123 decode_rest(FrameControl, Seqnum, Rest) ->
       [DestPan_, DestAddr, SrcPan_, SrcAddr, Payload] = lists:
124
      flatten(decode_addrs(dest_pan_id, Rest, FrameControl)),
      DestPan = case {DestPan_, FrameControl#frame_control.
125
      pan_id_compr, FrameControl#frame_control.frame_type} of
                     {<<>>, ?ENABLED, _} -> SrcPan_; % Can always
126
      deduce if the compression is enabled
                     {<<>>, ?DISABLED, ?FTYPE_ACK} -> <<>>; % if
      compression isn't enabled and ACK => can't deduce
                     {<<>>, ?DISABLED, ?FTYPE_BEACON} -> <<>>; % if
128
      compression isn't enabled and BEACON => can't deduce
                     <<>>, ?DISABLED, _} -> SrcPan_; % Other wise
129
      destination is PAN coord with same PANID as SRC
                     {_, _, _} -> DestPan_
130
                 end,
131
       SrcPan = case {SrcPan_, FrameControl#frame_control.
      pan_id_compr, FrameControl#frame_control.frame_type} of
                    {<<>>, ?ENABLED, _} -> DestPan;
                    {<<>>, ?DISABLED, ?FTYPE_ACK} -> <<>>; % if
134
      compression is disabled and frame type is an ACK => can't
      deduce (e.g. ACK comming from outside the PAN
                    {<<>>, ?DISABLED, _} -> DestPan;
135
                    {_, _, _} -> SrcPan_
136
                end,
137
      MacHeader = #mac_header{seqnum = Seqnum, dest_pan = DestPan,
138
      dest_addr = DestAddr, src_pan = SrcPan, src_addr = SrcAddr},
       {FrameControl, MacHeader, Payload}.
139
140
141
142 %
143 % Oprivate
144 % @doc decode the address fields present in the remaining sequence
       of bits based on the settings inside Framecontrol
145 %
146 % The first parameter is an atom representing the the field that
```

```
should be parsed next
147 % @end
148 %
149 decode_addrs(dest_pan_id, Rest, FrameControl) ->
       case FrameControl#frame_control.dest_addr_mode of
           ?NONE -> [<<>>, <<>>, decode_addrs(src_pan_id, Rest,
151
      FrameControl)];
           _ -> <<PanID:16/bitstring, Tail/bitstring>> = Rest,
                [reverse_byte_order(PanID), decode_addrs(dest_addr,
      Tail, FrameControl)]
      end;
154
  decode_addrs(dest_addr, Rest, FrameControl) ->
155
       case FrameControl#frame_control.dest_addr_mode of
156
           ?SHORT_ADDR -> <<Addr:16/bitstring, Tail/bitstring>> =
157
      Rest,
                           [reverse_byte_order(Addr), decode_addrs(
158
      src_pan_id, Tail, FrameControl)];
           ?EXTENDED -> <<Addr:64/bitstring, Tail/bitstring>> = Rest,
                         [reverse_byte_order(Addr), decode_addrs(
160
      src_pan_id, Tail, FrameControl)];
           _ -> io:format("Frame control dest_addr: ~w~n", [
161
      FrameControl#frame_control.dest_addr_mode])
      end:
162
  decode_addrs(src_pan_id, Rest, FrameControl) ->
163
      case {FrameControl#frame_control.pan_id_compr, FrameControl#
164
      frame_control.src_addr_mode} of
           {?ENABLED, _} -> [<<>>, decode_addrs(src_addr, Rest,
165
      FrameControl)];
           {_, ?NONE} -> [<<>>, <<>>, Rest];
166
             -> << PanID:16/bitstring, Tail/bitstring>> = Rest, % If
167
      compr disabled and src_addr_mode isn't none
168
                [reverse_byte_order(PanID), decode_addrs(src_addr,
      Tail, FrameControl)]
      end;
169
  decode_addrs(src_addr, Rest, FrameControl) ->
170
       case FrameControl#frame_control.src_addr_mode of
171
           ?NONE -> [<<>>, Rest];
           ?SHORT_ADDR -> <<Addr:16/bitstring, Payload/bitstring>> =
      Rest,
                           [reverse_byte_order(Addr), Payload];
174
           ?EXTENDED -> <<Addr:64/bitstring, Payload/bitstring>> =
      Rest,
                         [reverse_byte_order(Addr), Payload]
176
177
       end.
178
179 %
```

```
180 % Oprivate
181 % @doc Creates a MAC frame control
182 % @param FrameType: MAC frame type
183 % @param AR: ACK request
184 % @end
185 %
186 -spec build_frame_control(FrameControl :: #frame_control{}) ->
      bitstring().
187 build_frame_control(FrameControl) ->
       #frame_control{pan_id_compr=PanIdCompr,ack_req=AckReq,
188
      frame_pending=FramePending,sec_en=SecEn,
                      frame_type=FrameType,src_addr_mode=SrcAddrMode,
189
      frame_version=FrameVersion,dest_addr_mode=DestAddrMode} =
      FrameControl,
       <<2#0:1, PanIdCompr:1, AckReq:1, FramePending:1, SecEn:1,
190
      FrameType:3, SrcAddrMode:2, FrameVersion:2, DestAddrMode:2,
      2#0:2>>.
191
192
193 %
194 % @private
195 % @doc Decode the frame control given in a bitstring form in the
      parameters
196 % @end
197 %
198 -spec decode_frame_control(FC :: bitstring) -> #frame_control{}.
199 decode_frame_control(FC) ->
       <<_:1, PanIdCompr:1, AckReq:1, FramePending:1, SecEn:1,
200
      FrameType:3, SrcAddrMode:2, FrameVersion:2, DestAddrMode:2, _
      :2>> = FC,
      #frame_control{frame_type = FrameType, sec_en = SecEn,
201
      frame_pending = FramePending, ack_req = AckReq, pan_id_compr =
      PanIdCompr, dest_addr_mode = DestAddrMode, frame_version =
      FrameVersion, src_addr_mode = SrcAddrMode}.
202
203 %--- Tool functions
204
205 reverse_byte_order(Bitstring) -> reverse_byte_order(Bitstring,
      <<>>).
206 reverse_byte_order(<<Head:8>>, Acc) ->
207 <<Head:8, Acc/bitstring>>;
```

208 reverse_byte_order(<<Head:8, Tail/bitstring>>, Acc) ->
209 reverse_byte_order(Tail, <<Head:8, Acc/bitstring>>).

Listing B.2: mac_layer.erl

Appendix C Examples

C.1 ack_no_jitter

```
1 % @doc robot public API.
2 -module(robot).
3
4 -behavior(application).
5
6 -include("mac_layer.hrl").
7
8 % Callbacks
9 -export([test_receiver_ack/0]).
10 -export([test_sender_ack/2]).
11 -export([start/2]).
12 - export([stop/1]).
13
14
15
16 %--- API
                                  _____
17
18 test_receiver_ack() ->
     pmod_uwb:write(panadr, #{pan_id => 16#BEEF, short_addr =>
19
      16#0002}),
      pmod_uwb:write(sys_cfg, #{ffad => 2#1, autoack => 2#1}), %
20
      allow ACK and data frame reception and enable autoack
      pmod_uwb:write(sys_cfg, #{ffen => 2#1}), % enable frame
filtering and allow ACK frame reception and enable autoack
21
     receive_data_jitter().
22
23
24 % @doc Test the sender
_{25} % @param NbrFrames => The number of frames to send
```

```
26 % Oparam FrameSize => The size of the frame to send in bytes
27 test_sender_ack(NbrFrames, FrameSize) ->
      pmod_uwb:write(panadr, #{pan_id => 16#BEEF, short_addr =>
28
     16\#0001),
      pmod_uwb:write(rx_fwto, #{rxfwto => 16#FFFF}),
29
      pmod_uwb:write(sys_cfg, #{rxwtoe => 2#1}),
30
      #{short_addr := SrcAddr} = pmod_uwb:read(panadr),
31
      pmod_uwb:write(sys_cfg, #{ffaa => 2#1, autoack => 2#1}), %
32
     allow ACK and data frame reception and enable autoack
     pmod_uwb:write(sys_cfg, #{ffen => 2#1}), % enable frame
filtering and allow ACK frame reception and enable autoack
33
      Data = <<0:(FrameSize*8)>>,
34
      Start = os:timestamp(),
35
     {Success, Error, Total} = send_data_wait_ack(0, NbrFrames,
36
     SrcAddr, 10, 10, Data, {0, 0, 0}),
     End = os:timestamp(),
37
      Time = timer:now_diff(End, Start)/1000000,
38
      io:format("-----n"),
39
      io:format("Sent ~w frames - Success rate ~.3f (~w/~w) - Error
40
     rate ~.3f (~w/~w)~n", [Total, Success/Total, Success, Total,
     Error/Total, Error, Total]),
      io:format("Data rate ~.1f b/s - In ~w s ~n", [(bit_size(Data)*
41
     NbrFrames)/Time, Time]),
      io:format("-----n").
42
43
44 %--- Private
                         _____
45 receive_data_jitter() ->
      case mac_layer:mac_receive(false) of
46
          {#frame_control {frame_type = ?FTYPE_DATA, pan_id_compr = ?
47
     ENABLED} = _FrameControl, MacHeader, _Data} ->
              io:format("Received data from ~w with seqnum ~w~n", [
48
     MacHeader#mac_header.src_addr, MacHeader#mac_header.seqnum]),
              pmod_uwb:wait_for_transmission();
49
              % pmod_uwb:write(sys_status, #{txfrs => 2#1});
50
          {_, _, _} -> io:format("Received unexpected frame~n");
51
          Err -> io:format("Reception error: ~w~n", [Err])
      end,
53
      receive_data_jitter().
54
55 %
56 %
57 % Oprivate
58 % @param Cnt: number of MAC message already sent
59 % Cparam Max: total number of MAC message to send
_{60} % <code>@param SrcAddr: the address of the device sending the MAC</code>
    message
```

```
61 % @param TrialsLeft: the number of reception attempts left
62 % Cparam TotTrialsAllowed: the maximum number of times we will try
      to receive a frame after a bad reception
63 % @TODO use RXAUTR later on
64 %
65 -spec send_data_wait_ack(Cnt :: integer(), Max :: integer(),
     SrcAddr :: integer(), TrialsLeft :: integer(), TotTrialsAllowed
      :: integer(), Data :: bitstring(), _Stats) -> ok | {error, any
     ()}.
66 send_data_wait_ack(_, _, _, 0, _, _, Stats) -> error({
     reception_error, "Max trials reached", Stats});
67 send_data_wait_ack(Max, Max, _, _, _, _, Stats) -> Stats;
68 send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft, TotTrialsAllowed
      , Data, {Success, Error, TotalFrameSent}) ->
      Seqnum = Cnt rem 16#FF,
69
      FrameControl = #frame_control{ack_req = ?ENABLED, pan_id_compr
70
      = ?ENABLED\},
      MacHeader = #mac_header{seqnum = Seqnum, dest_pan = <<16#BEEF
71
     :16>>, dest_addr = <<16#0002:16>>, src_addr = <<SrcAddr:16>>},
      % io:format("Sending message #~w with seqnum ~w~n", [Cnt,
72
     Seqnum]),
      mac_layer:mac_send_data(FrameControl, MacHeader, Data, #
73
     tx_opts{wait4resp = ?ENABLED, w4r_tim = 0}),
      case mac_layer:mac_receive(true) of
74
          {#frame_control {frame_type = ?FTYPE_ACK} = _RxFrameControl
75
     , #mac_header{seqnum = Seqnum} = _RxMacHeader, _RxData} -> % io
     :format("ACK received for frame seqnum ~w~n", [_RxMacHeader#
     mac_header.seqnum]),
76
     send_data_wait_ack(Cnt+1, Max, SrcAddr, TotTrialsAllowed,
     TotTrialsAllowed, Data, {Success+1, Error, TotalFrameSent+1});
          {_RxFrameControl, _RxMacHeader, RxData} -> io:format("
77
     Received MAC frame but not ACK: ~w~n", [RxData]),
78
     send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft,
     TotTrialsAllowed, Data, {Success, Error, TotalFrameSent});
          _ -> io:format("Reception error. Trying again...~n"),
79
                 pmod_uwb:write(sys_status, #{rxfto => 2#1}), %
80
     reset rxfto to avoid false t.o.
                 send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft-1,
81
      TotTrialsAllowed, Data, {Success, Error+1, TotalFrameSent+1})
      end.
82
    -- Callbacks
83 % -
84
```

```
85 % @private
86 start(_Type, _Args) ->
87 {ok, Supervisor} = robot_sup:start_link(),
88 grisp:add_device(spi2, pmod_uwb),
89 % Res = pmod_uwb:read(dev_id),
90 {ok, Supervisor}.
91
92 % @private
93 stop(_State) -> ok.
```

Listing C.1: main code for the example ack_no_jitter

C.2 ack_jitter

```
1 % @doc robot public API.
2 -module(robot).
4 -behavior(application).
6 -include("mac_layer.hrl").
8 % Callbacks
9 -export([test_receiver_ack/0]).
10 -export([test_sender_ack/2]).
11 -export([start/2]).
12 -export([stop/1]).
14
15 %--- API
16 test_receiver_ack() ->
      pmod_uwb:write(panadr, #{pan_id => 16#BEEF, short_addr =>
17
     16#0002}),
     pmod_uwb:write(sys_cfg, #{ffad => 2#1, autoack => 2#1}), %
18
     allow ACK and data frame reception and enable autoack
     pmod_uwb:write(sys_cfg, #{ffen => 2#1}), % enable frame
19
     filtering and allow ACK frame reception and enable autoack
      receive_data_jitter().
20
21
22 % @doc Test the sender
23 % @param NbrFrames => The number of frames to send
24 % @param FrameSize => The size of the frame to send in bytes
25 test_sender_ack(NbrFrames, FrameSize) ->
     pmod_uwb:write(panadr, #{pan_id => 16#BEEF, short_addr =>
26
     16\#0001),
27 pmod_uwb:write(rx_fwto, #{rxfwto => 16#FFFF}),
```

```
pmod_uwb:write(sys_cfg, #{rxwtoe => 2#1}),
28
      #{short_addr := SrcAddr} = pmod_uwb:read(panadr),
29
      pmod_uwb:write(sys_cfg, #{ffaa => 2#1, autoack => 2#1}), %
30
     allow ACK and data frame reception and enable autoack
      pmod_uwb:write(sys_cfg, #{ffen => 2#1}), % enable frame
31
     filtering and allow ACK frame reception and enable autoack
     Data = <<0:(FrameSize*8)>>,
32
      Start = os:timestamp(),
33
      {Success, Error, Total} = send_data_wait_ack(0, NbrFrames,
34
     SrcAddr, 10, 10, Data, {0, 0, 0}),
      End = os:timestamp(),
35
      Time = timer:now_diff(End, Start)/1000000,
36
      io:format("-----n"),
37
      io:format("Sent ~w frames - Success rate ~.3f (~w/~w) - Error
38
     rate ~.3f (~w/~w)~n", [Total, Success/Total, Success, Total,
     Error/Total, Error, Total]),
     io:format("Data rate ~.1f b/s - In ~w s ~n", [(bit_size(Data)*
39
     NbrFrames)/Time, Time]),
      io:format("-----
                              ----~n").
40
41
42 %--- Private
43 receive_data_jitter() ->
      case mac_layer:mac_receive(false) of
44
          {#frame_control { frame_type = ?FTYPE_DATA, pan_id_compr = ?
45
     ENABLED} = _FrameControl, MacHeader, Data} ->
              io:format("Received data from ~w with seqnum ~w~n", [
46
     MacHeader#mac_header.src_addr, MacHeader#mac_header.seqnum]),
              % Simulates some delay in the network for every frame
47
     out of 4
              case rand:uniform(4) of
48
                  1 -> timer:sleep(200);
49
                  _ -> ok
50
              end,
51
              pmod_uwb:wait_for_transmission();
52
              % pmod_uwb:write(sys_status, #{txfrs => 2#1});
          {_, _, _} -> io:format("Received unexpected frame~n");
54
          Err -> io:format("Reception error: ~w~n", [Err])
55
      end,
56
      receive_data_jitter().
57
58
59 %
60 % Oprivate
61 % @param Cnt: number of MAC message already sent
62 % @param Max: total number of MAC message to send
63 % @param SrcAddr: the address of the device sending the MAC
```

```
message
64 % @param TrialsLeft: the number of reception attempts left
65 % Cparam TotTrialsAllowed: the maximum number of times we will try
      to receive a frame after a bad reception
66 %
67 - spec send_data_wait_ack(Cnt :: integer(), Max :: integer(),
     SrcAddr :: integer(), TrialsLeft :: integer(), TotTrialsAllowed
      :: integer(), Data :: bitstring(), _Stats) -> ok | {error, any
     ()}.
68 send_data_wait_ack(_, _, _, 0, _, _, Stats) -> error({
     reception_error, "Max trials reached", Stats});
69 send_data_wait_ack(Max, Max, _, _, _, _, Stats) -> Stats;
70 send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft, TotTrialsAllowed
     , Data, {Success, Error, TotalFrameSent}) ->
      Seqnum = Cnt rem 16#FF,
71
      FrameControl = #frame_control{ack_req = ?ENABLED, pan_id_compr
72
      = ?ENABLED\},
      MacHeader = #mac_header{seqnum = Seqnum, dest_pan = <<16#BEEF
     :16>>, dest_addr = <<16#0002:16>>, src_addr = <<SrcAddr:16>>},
      % io:format("Sending message #~w with seqnum ~w~n", [Cnt,
74
     Seqnum]),
      mac_layer:mac_send_data(FrameControl, MacHeader, Data, #
75
     tx_opts{wait4resp = ?ENABLED, w4r_tim = 0}),
      case mac_layer:mac_receive(true) of
76
          {#frame_control {frame_type = ?FTYPE_ACK} = _RxFrameControl
77
     , #mac_header{seqnum = Seqnum} = _RxMacHeader, _RxData} -> % io
     :format("ACK received for frame seqnum ~w~n", [_RxMacHeader#
     mac_header.seqnum]),
78
     send_data_wait_ack(Cnt+1, Max, SrcAddr, TotTrialsAllowed,
     TotTrialsAllowed, Data, {Success+1, Error, TotalFrameSent+1});
          {_RxFrameControl, _RxMacHeader, RxData} -> io:format("
79
     Received MAC frame but not ACK: ~w~n", [RxData]),
80
     send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft,
     TotTrialsAllowed, Data, {Success, Error, TotalFrameSent});
          _ -> io:format("Reception error. Trying again...~n"),
81
                 pmod_uwb:write(sys_status, #{rxfto => 2#1}), %
82
     reset rxfto to avoid false t.o.
                 send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft-1,
83
      TotTrialsAllowed, Data, {Success, Error+1, TotalFrameSent+1})
      end.
84
85
86 %--- Callbacks
```

```
87
88 % @private
89 start(_Type, _Args) ->
90 {ok, Supervisor} = robot_sup:start_link(),
91 grisp:add_device(spi2, pmod_uwb),
92 % Res = pmod_uwb:read(dev_id),
93 {ok, Supervisor}.
94
95 % @private
96 stop(_State) -> ok.
```

Listing C.2: main code for the example ack_jitter

C.3 ack_fast_tx

```
1 % @doc robot public API.
2 -module(robot).
4 -behavior(application).
6 -include("mac_layer.hrl").
8 % Callbacks
9 -export([test_receiver_ack/0]).
10 -export([test_sender_ack/2]).
11 -export([start/2]).
12 - export([stop/1]).
14
15 %--- API
16 test_receiver_ack() ->
      pmod_uwb:write(panadr, #{pan_id => 16#BEEF, short_addr =>
17
     16#0002}),
     pmod_uwb:write(sys_cfg, #{ffad => 2#1, autoack => 2#1}), %
18
     allow ACK and data frame reception and enable autoack
     pmod_uwb:write(sys_cfg, #{ffen => 2#1}), % enable frame
19
     filtering and allow ACK frame reception and enable autoack
      receive_data_jitter().
20
21
22 % @doc Test the sender
23 % @param NbrFrames => The number of frames to send
24 % @param FrameSize => The size of the frame to send in bytes
25 test_sender_ack(NbrFrames, FrameSize) ->
      pmod_uwb:write(panadr, #{pan_id => 16#BEEF, short_addr =>
26
     16#0001}),
```

```
pmod_uwb:write(rx_fwto, #{rxfwto => 16#FFFF}),
      pmod_uwb:write(sys_cfg, #{rxwtoe => 2#1}),
28
      #{short_addr := SrcAddr} = pmod_uwb:read(panadr),
29
      pmod_uwb:write(sys_cfg, #{ffaa => 2#1, autoack => 2#1}), %
30
     allow ACK and data frame reception and enable autoack
      pmod_uwb:write(sys_cfg, #{ffen => 2#1}), % enable frame
31
     filtering and allow ACK frame reception and enable autoack
      Data = <<0:(FrameSize*8)>>,
32
      FrameControl = #frame_control{ack_req = ?ENABLED, pan_id_compr
33
      = ?ENABLED},
      MacHeader = #mac_header{seqnum = 254, dest_pan = <<16#BEEF</pre>
34
     :16>>, dest_addr = <<16#0002:16>>, src_addr = <<SrcAddr:16>>},
      MacFrame = mac_layer:mac_frame(FrameControl, MacHeader, Data),
35
      pmod_uwb:write_tx_data(MacFrame),
36
      Start = os:timestamp(),
37
      {Success, Error, Total} = send_data_wait_ack(0, NbrFrames,
38
     SrcAddr, 10, 10, byte_size(MacFrame), {0, 0, 0}),
39
      End = os:timestamp(),
      Time = timer:now_diff(End, Start)/1000000,
40
      io:format("-----n"),
41
      io:format("Sent ~w frames - Success rate ~.3f (~w/~w) - Error
42
     rate ~.3f (~w/~w)~n", [Total, Success/Total, Success, Total,
     Error/Total, Error, Total]),
     io:format("Data rate ~.1f b/s - In ~w s ~n", [(bit_size(Data)*
43
     NbrFrames)/Time, Time]),
      io:format("-----n").
44
45
46 %--- Private
47 receive_data_jitter() ->
      case mac_layer:mac_receive(false) of
48
          {#frame_control {frame_type = ?FTYPE_DATA, pan_id_compr = ?
49
     ENABLED} = _FrameControl, MacHeader, _Data} ->
              pmod_uwb:wait_for_transmission();
50
              % pmod_uwb:write(sys_status, #{txfrs => 2#1});
51
          {_, _, _} -> io:format("Received unexpected frame~n");
          Err -> io:format("Reception error: ~w~n", [Err])
      end,
54
      receive_data_jitter().
55
56
57 %
58 % Oprivate
59 % @param Cnt: number of MAC message already sent
60 % Cparam Max: total number of MAC message to send
_{\rm 61} % Cparam SrcAddr: the address of the device sending the MAC
  message
```

```
62 % @param TrialsLeft: the number of reception attempts left
63 % @param TotTrialsAllowed: the maximum number of times we will try
      to receive a frame after a bad reception
64 % @TODO use RXAUTR later on
65 %
66 -spec send_data_wait_ack(Cnt :: integer(), Max :: integer(),
     SrcAddr :: integer(), TrialsLeft :: integer(), TotTrialsAllowed
      :: integer(), Data :: bitstring(), _Stats) -> ok | {error, any
     ()}.
67 send_data_wait_ack(_, _, _, 0, _, _, Stats) -> error({
     reception_error, "Max trials reached", Stats});
68 send_data_wait_ack(Max, Max, _, _, _, _, Stats) -> Stats;
69 send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft, TotTrialsAllowed
      , DataLength, {Success, Error, TotalFrameSent}) ->
      % Starting the transmission
70
      pmod_uwb:write(tx_fctrl, #{txboffs => 2#0, tr => 2#0, tflen =>
71
      DataLength}),
      pmod_uwb:write(sys_ctrl, #{txstrt => 2#1, wait4resp => ?
72
     ENABLED, txdlys => 0}), % start transmission and some options
     case mac_layer:mac_receive(true) of
73
          {#frame_control {frame_type = ?FTYPE_ACK} = _RxFrameControl
74
     , #mac_header{seqnum = Seqnum} = _RxMacHeader, _RxData} ->
     send_data_wait_ack(Cnt+1, Max, SrcAddr, TotTrialsAllowed,
     TotTrialsAllowed, DataLength, {Success+1, Error, TotalFrameSent
     +1});
          { _RxFrameControl, _RxMacHeader, RxData} ->
75
     send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft,
     TotTrialsAllowed, DataLength, {Success, Error, TotalFrameSent})
          _ -> io:format("Reception error. Trying again...~n"),
76
                 pmod_uwb:write(sys_status, #{rxfto => 2#1}), %
77
     reset rxfto to avoid false t.o.
                 send_data_wait_ack(Cnt, Max, SrcAddr, TrialsLeft-1,
78
      TotTrialsAllowed, DataLength, {Success, Error+1,
     TotalFrameSent+1})
      end.
79
80
81 %--- Callbacks
82
83 % @private
84 start(_Type, _Args) ->
      {ok, Supervisor} = robot_sup:start_link(),
85
      grisp:add_device(spi2, pmod_uwb),
86
      % Res = pmod_uwb:read(dev_id),
87
    {ok, Supervisor}.
88
```

```
89
90 % @private
91 stop(_State) -> ok.
```

Listing C.3: main code for the ack_fast_tx example

C.4 ss_twr

```
1 % @doc robot public API.
2 -module(robot).
4 -behavior(application).
5
6 -include("mac_layer.hrl").
8 % Callbacks
9 -export([start/2]).
10 -export([stop/1]).
11 -export([ss_initiator/0, ss_responder/0]).
13 %-define(TU, 1.565444993393822e-11). % 1 t.u. is ~1.5654e-11 s
14 -define(TU, 15.65e-12).
15 -define(C, 299792458). % Speed of light
16 % https://forum.qorvo.com/t/sample-programs/788/3
17 -define(UUS_TO_DWT_TIME, 65536). % in one UWB s , there are 65536
      t.u (UWB s are special
                                s ???)
18 -define(FREQ_OFFSET_MULTIPLIER, 1/( 131072 * 2 * (1024/998.4e6))).
19 -define(HERTZ_TO_PPM_MUL, 1.0e-6/6489.6e6).
20
-define(NBR_MEASUREMENTS, 250).
22 -define(TX_ANTD, 23500).
23 -define(RX_ANTD, 23500).
24
25 %--- Single-sided two-way ranging
26
27 ss_initiator() ->
      pmod_uwb:write(tx_antd, #{tx_antd => ?TX_ANTD}), % ! this
28
     value is not correct - the devices should be calibrated
      pmod_uwb:write(lde_if, #{lde_rxantd => ?RX_ANTD}),
29
      ss_initiator(?NBR_MEASUREMENTS, []).
30
31
32 ss_initiator(0, Measurements) ->
      Total = length(Measurements),
33
      MeasureAVG = lists:sum(Measurements)/Total,
34
  StdDev = std_dev(Measurements, MeasureAVG, Total, 0),
35
```

```
io:format("----- Summary
36
     ----~n"),
      io:format("Sent ~w request -~n",[Total]),
37
      io:format("Average distance measured: ~w - standard deviation:
38
      ~w ~n", [MeasureAVG, StdDev]),
      io:format("Min: ~w - Max ~w~n", [lists:min(Measurements),
39
     lists:max(Measurements)]),
      io:format("
40
                            _____
     n"),
     Measurements;
41
42 ss_initiator(N, Measurements) ->
      Measure = ss_initiator_loop(),
43
      io:format("~w~n", [Measure]),
44
      timer:sleep(100),
45
      case Measure of
46
          error -> ss_initiator(N-1, Measurements);
47
          _ -> ss_initiator(N-1, [Measure | Measurements])
48
      end.
49
50
51 ss_initiator_loop() ->
      % Builds the MAC frame for Poll message
52
      FrameControl = #frame_control{pan_id_compr = ?ENABLED,
     dest_addr_mode = ?SHORT_ADDR, src_addr_mode = ?SHORT_ADDR},
      MacHeader = #mac_header{seqnum = 0, dest_pan = <<16#FFFF:16>>,
54
      dest_addr = <<16#FFFF:16>>, src_addr = <<16#FFFF:16>>},
      Options = #tx_opts{wait4resp = ?ENABLED, w4r_tim = 0},
56
      mac_layer:mac_send_data(FrameControl, MacHeader, <<"GRiSP">>,
57
     Options),
58
      {_, _, Data} = mac_layer:mac_receive(true), % Reception of
59
     Resp
      %io:format("Received data: ~w~n", [Data]),
60
61
      \% Getting the timestamps of the TX of Poll and of the RX of
62
     Resp
      #{tx_stamp := PollTXTimestamp} = pmod_uwb:read(tx_time),
63
      #{rx_stamp := RespRXTimestamp} = pmod_uwb:read(rx_time),
64
65
      {PollRXTimestamp, RespTXTimestamp} = get_resp_ts(Data), %
66
     Getting the timestamps sent by the responder
      % io:format("PollTX: ~w - PollRX: ~w - RespTX: ~w - RespRX: ~w
67
     ~n", [PollTXTimestamp, PollRXTimestamp, RespTXTimestamp,
     RespRXTimestamp]),
68
      TRound = RespRXTimestamp - PollTXTimestamp,
69
      TResp = RespTXTimestamp - PollRXTimestamp,
70
71
```

```
% Getting the clock offset ratio
72
      #{drx_car_int := DRX_CAR_INT} = pmod_uwb:read(drx_conf),
73
      ClockOffsetRatio = (DRX_CAR_INT * ?FREQ_OFFSET_MULTIPLIER *
                                                                       ?
74
      HERTZ_TO_PPM_MUL),
75
      io:format("PollTX ~w - RespRX ~w - PollRX ~w - RespTX ~w~n", [
76
      PollTXTimestamp, RespRXTimestamp, PollRXTimestamp,
     RespTXTimestamp]),
      TimeOfFlight = ( (TRound - TResp) * ((1-ClockOffsetRatio)/2) )
77
      * ?TU,
      if
78
           (RespRXTimestamp >= PollTXTimestamp) and (RespTXTimestamp
      >= PollRXTimestamp) -> TimeOfFlight * ?C;
80
           true -> error
      end.
81
82
  get_resp_ts(Data) ->
83
      <<PollRXTimestamp:40, RespTXTimestamp:40>> = Data,
84
      {PollRXTimestamp, RespTXTimestamp}.
85
86
87 ss_responder() ->
      pmod_uwb:write(tx_antd, #{tx_antd => ?TX_ANTD}),
88
      pmod_uwb:write(lde_if, #{lde_rxantd => ?RX_ANTD}),
89
      #{pan_id := PANID, short_addr := Addr} = pmod_uwb:read(panadr)
90
      ss_responder_loop(?NBR_MEASUREMENTS, PANID, Addr).
91
92
93 ss_responder_loop(0, _, _) -> ok;
94 ss_responder_loop(N, PANID, Addr) ->
      {FrameControl, MacHeader, _} = mac_layer:mac_receive(),
95
      #{rx_stamp := PollRXTimestamp} = pmod_uwb:read(rx_time),
96
97
      RespTXTimestamp_ = PollRXTimestamp + (20000 * ?UUS_TO_DWT_TIME
98
     ),
      pmod_uwb:write(dx_time, #{dx_time => RespTXTimestamp_}),
99
100
      RespTXTimestamp = RespTXTimestamp_ + ?TX_ANTD,
101
      TXData = <<PollRXTimestamp:40, RespTXTimestamp:40>>,
      TXMacHeader = #mac_header{seqnum = MacHeader#mac_header.seqnum
      +1, dest_pan = MacHeader#mac_header.src_pan, dest_addr =
      MacHeader#mac_header.src_addr, src_pan = <<PANID:16>>, src_addr
      = << Addr: 16>> \},
      Options = #tx_opts{txdlys = ?ENABLED, tx_delay =
     RespTXTimestamp},
      mac_layer:mac_send_data(FrameControl, TXMacHeader, TXData,
106
     Options),
      ss_responder_loop(N-1, PANID, Addr).
107
108
```

```
109 %--- Tool functions for stats
          _____
                            _ _ _ _ _
iii -spec std_dev(Measures :: list(), Mean :: number(), N :: number(),
      Acc :: number()) -> number().
112 std_dev([], _, N, Acc) ->
      math:sqrt(Acc/N);
113
114 std_dev([H | T], Mean, N, Acc) ->
       std_dev(T, Mean, N, Acc + math:pow(H-Mean, 2)).
115
116
117
118 %--- Callbacks
      _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
119
120 % Oprivate
121 start(_Type, _Args) ->
     {ok, Supervisor} = robot_sup:start_link(),
122
      grisp:add_device(spi2, pmod_uwb),
123
      % Res = pmod_uwb:read(dev_id),
124
      {ok, Supervisor}.
125
126
127 % Oprivate
128 stop(_State) -> ok.
```

Listing C.4: main code for the example ss_twr

C.5 ds_twr

```
1 % @doc robot public API.
2 -module(robot).
3
4 -behavior(application).
5
6 -include("mac_layer.hrl").
7
8 -export([ds_initiator/0, ds_responder/0]).
9 %
10 % Callbacks
11 -export([start/2]).
12 -export([stop/1]).
13
14 %-define(TU, 1.565444993393822e-11). % 1 t.u. is ~1.5654e-11 s
15 -define(TU, 15.65e-12).
16 -define(C, 299792458). % Speed of light
17 % https://forum.qorvo.com/t/sample-programs/788/3
```

```
18 -define(UUS_TO_DWT_TIME, 65536). % in one UWB s , there are 65536
      t.u (UWB s are special s ???)
19
20 -define(NBR_MEASUREMENTS, 250).
_{21} -define(TX_ANTD, 16450).
22 -define(RX_ANTD, 16450).
23
24 %--- Double-sided two-way ranging
25 ds_initiator() ->
      \% Set the antenna delay -> !! the values should be calibrated
26
      pmod_uwb:write(tx_antd, #{tx_antd => ?TX_ANTD}),
27
     pmod_uwb:write(lde_if, #{lde_rxantd => ?RX_ANTD}),
28
     pmod_uwb:set_frame_timeout(16#FFFF),
29
     ds_initiator_loop(?NBR_MEASUREMENTS, {0,0,[],0}).
30
31
32 ds_initiator_loop(0, {Succeeded, Errors, _Measures, Total}) ->
      SuccessRate = Succeeded / Total,
33
      ErrorRate = Errors / Total,
34
     io:format("-----
                                   ----- Summary
35
     ----~n"),
     io:format("Sent ~w request - ratio: ~w/~w - Success rate: ~w -
36
     Error rate: ~w~n", [Total, Succeeded, Total, SuccessRate,
     ErrorRate]),
     io:format("
37
                     _____
     _____
     n");
38 ds_initiator_loop(Left, {Succeeded, Errors, Measures, Total}) ->
     case ds_initiator_protocol() of
39
         ok -> ds_initiator_loop(Left - 1, {Succeeded+1, Errors,
40
     Measures, Total+1});
        error -> ds_initiator_loop(Left-1, {Succeeded, Errors+1,
41
     Measures, Total+1}) % No response to Poll message -> try again
     end.
42
43
44 ds_initiator_protocol() ->
      % Sending the poll message
45
      FrameControl = #frame_control{pan_id_compr = ?ENABLED},
46
      MacHeader = #mac_header { seqnum = 0, dest_pan = <<16#FFFF:16>>,
47
      dest_addr = <<16#FFFF:16>>, src_addr = <<16#FFFF:16>>},
      % enabling wait4resp to avoid an early timeout. Here we know
48
     that resp will take at least 10000 s
     mac_layer:mac_send_data(FrameControl, MacHeader, <<"DS_INIT"</pre>
49
     >>, #tx_opts{wait4resp = ?ENABLED, w4r_tim = 20000}),
     io:format("Poll message is sent~n"),
50
51
      % Receiving the resp message
52
      case mac_layer:mac_receive(true) of
53
```

```
{_, _, <<"Resp_TX">>} -> #{tx_stamp := PollTXTimestamp} =
54
     pmod_uwb:read(tx_time);
                           #{rx_stamp := RespRXTimestamp} = pmod_uwb
     :read(rx_time), % Getting the reception timestamp of the resp
     message
56
                           % Setting up the final message
57
                           FinalTXTime = RespRXTimestamp + (30000 *
58
     ?UUS_TO_DWT_TIME),
                           pmod_uwb:write(dx_time, #{dx_time =>
59
     FinalTXTime}),
                           FinalTXTimestamp = FinalTXTime + ?TX_ANTD
60
                           Message = <<PollTXTimestamp:40,</pre>
61
     RespRXTimestamp:40, FinalTXTimestamp:40>>,
                           pmod_uwb:write(sys_status, #{txfcg => 2#1
62
     }),
                           % Sending the final message
63
                           mac layer:mac send data(FrameControl,
64
     MacHeader, Message, #tx_opts{txdlys = ?ENABLED, tx_delay =
     FinalTXTime}),
                           io:format("Final message sent~n"),
65
                           io:format("PollTX: ~w - RespRX ~w -
66
     FinalTX ~w~n", [PollTXTimestamp, RespRXTimestamp,
     FinalTXTimestamp]),
                           io:format("Data sent~n"),
67
                           timer:sleep(100);
68
          Err -> io:format("Reception error: ~w~n", [Err]),
69
70
                 error
      end.
71
72
73
74 ds_responder() ->
      % Set the antenna delay -> !! the values should be calibrated
75
      pmod_uwb:write(tx_antd, #{tx_antd => ?TX_ANTD}),
76
      pmod_uwb:write(lde_if, #{lde_rxantd => ?RX_ANTD}),
77
      Measures = ds_responder_loop(?NBR_MEASUREMENTS, {0, 0, [], 0})
78
      io:format("~w~n", [Measures]).
79
80
  ds_responder_loop(0, {Succeeded, Errors, Measures, Total}) ->
81
      SuccessRate = Succeeded/Total,
82
      ErrorRate = Errors/Total,
83
      MeasureAVG = lists:sum(Measures)/Succeeded,
84
      StdDev = std_dev(Measures, MeasureAVG, Succeeded, 0),
85
      io:format("----- Summary
86
         ----~n"),
      io:format("Received ~w request - ratio: ~w/~w - Success rate:
87
     ~w - Error rate: ~w~n",[Total, Succeeded, Total, SuccessRate,
```

```
ErrorRate]),
       io:format("Average distance measured: ~w - standard deviation:
88
       ~w ~n", [MeasureAVG, StdDev]),
       io:format("Min: ~w - Max ~w~n", [lists:min(Measures), lists:
89
      max(Measures)]),
       io:format("
90
      n"),
      Measures;
91
  ds_responder_loop(N, {Succeeded, Errors, Measures, Total}) ->
92
       pmod_uwb:write(sys_cfg, #{rxwtoe => 2#0}),
93
       case ds_responder_protocol() of
94
           error_rx_poll -> ds_responder_loop(N-1, {Succeeded, Errors
95
      +1, Measures, Total+1});
           error -> ds_responder_loop(N-1, {Succeeded, Errors+1,
96
      Measures, Total+1});
           Distance -> ds_responder_loop(N-1, {Succeeded+1, Errors, [
97
      Distance | Measures], Total+1})
       end.
98
99
  ds_responder_protocol() ->
100
      % Receiving poll message
       case mac_layer:mac_receive() of
           {FrameControl, MacHeader, <<"DS_INIT">>} ->
               io:format("Poll message received~n"),
               pmod_uwb:set_frame_timeout(16#FFFF),
               #{rx_stamp := PollRXTimestamp} = pmod_uwb:read(rx_time
106
      ), % Getting the the reception timestamp of the poll message
107
               % Setting up and sending the resp message
108
               RespTXTime = PollRXTimestamp + (30000 * ?
109
      UUS_TO_DWT_TIME),
               pmod_uwb:write(dx_time, #{dx_time => RespTXTime}),
110
               RespMacHeader = #mac_header{src_addr = <<16#FFFF:16>>,
111
       dest_pan = MacHeader#mac_header.src_pan, dest_addr = MacHeader
      #mac_header.src_addr, seqnum = MacHeader#mac_header.seqnum},
               mac_layer:mac_send_data(FrameControl, RespMacHeader,
112
      <<"Resp_TX">>, #tx_opts{wait4resp = ?ENABLED, w4r_tim = 20000})
               io:format("Response message sent~n"),
113
114
               % Receiving the final message
               case mac_layer:mac_receive(true) of
116
                   {_, _, <<PollTXTimestamp:40, RespRXTimestamp:40,</pre>
      FinalTXTimestamp:40>>} ->
                       #{tx_stamp := RespTXTimestamp} = pmod_uwb:read
118
      (tx_time), % Getting the tx timestamp of the resp message
                       #{rx_stamp := FinalRXTimestamp} = pmod_uwb:
119
      read(rx_time), % Getting the rx timestamp of the final message
```

120 TRound1 = RespRXTimestamp - PollTXTimestamp, TRound2 = FinalRXTimestamp - RespTXTimestamp, TReply1 = RespTXTimestamp - PollRXTimestamp, 123 TReply2 = FinalTXTimestamp - RespRXTimestamp, 124 125TProp = (TRound1 * TRound2 - TReply1 * TReply2 126)/(TRound1 + TRound2 + TReply1 + TReply2), io:format("TProp: ~w~n", [TProp]), TOF = TProp * ?TU, 128 Distance = TOF * ?C, 129 130 io:format("PollRX: ~w - RespTX ~w - FinalRX ~w 131 ~n", [PollRXTimestamp, RespTXTimestamp, FinalRXTimestamp]), io:format("TRound1: ~w - TRound2 ~w - TReply1 132 ~w - TReply2 ~w ~n", [TRound1, TRound2, TReply1, TReply2]), io:format("Computed distance: ~w~n", [Distance]), i f 134 (PollTXTimestamp =< RespRXTimestamp) and (135 RespRXTimestamp =< FinalTXTimestamp) and (PollRXTimestamp =< RespTXTimestamp) and (RespTXTimestamp =< FinalRXTimestamp) -> Distance; true -> io:format("Small error~n"), error 136 % There was a wrap around in the clock of one of the GRIP -Throw away the result end; 137 Err -> io:format("Reception error: ~w~n", [Err]), 138 139 error end; 140 Err -> io:format("Receiving error: ~w~n", [Err]), 141 error_rx_poll 142 143 end. 144 145 %--- Tool functions for stats 146 147 -spec std_dev(Measures :: list(), Mean :: number(), N :: number(), Acc :: number()) -> number(). 148 std_dev([], _, N, Acc) -> math:sqrt(Acc/N); 149 150 std_dev([H | T], Mean, N, Acc) -> std_dev(T, Mean, N, Acc + math:pow(H-Mean, 2)). 153 %--- Callbacks 154

```
155 % @private
156 start(_Type, _Args) ->
157 {ok, Supervisor} = robot_sup:start_link(),
158 grisp:add_device(spi2, pmod_uwb),
159 % Res = pmod_uwb:read(dev_id),
160 {ok, Supervisor}.
161
162 % @private
163 stop(_State) -> ok.
```

Listing C.5: main code for the example ds_twr

Appendix D

MAC layer unit tests

```
1 -module(mac_layer_tests).
3 -include_lib("eunit/include/eunit.hrl").
5 -include("../src/mac_layer.hrl").
6
7 %--- Setup
                                       _____
9 %--- Tests
10
mac_message_from_api_test() ->
      FrameControl = #frame_control {ack_req = ?ENABLED, pan_id_compr
      = ?ENABLED, frame_version = 2#00},
      MacHeader = #mac_header { seqnum = 0, dest_pan = <<16#DECA:16>>,
13
      dest_addr = <<"RX">>, src_addr = <<"TX">>},
      ?assertEqual(<<16#6188:16, 0:8, 16#CADE:16, "XR", "XT", "Hello
14
     ">>,
                    mac_layer:mac_message(FrameControl, MacHeader, <<</pre>
     "Hello">>)).
16
17 mac_message_pan_id_not_compressed_test() ->
      FrameControl = #frame_control{ack_req = ?ENABLED, pan_id_compr
18
      = ?DISABLED, frame_version = 2#00},
      MacHeader = #mac_header{seqnum = 0, dest_pan = <<16#DECA:16>>,
19
      dest_addr = <<"RX">>, src_pan = <<16#DECA:16>>, src_addr = <<"</pre>
     TX">>},
     ?assertEqual(<<16#2188:16, 0:8, 16#CADE:16, "XR", 16#CADE:16,
20
     "XT", "Hello">>,
                    mac_layer:mac_message(FrameControl, MacHeader, <<</pre>
21
```

```
"Hello">>)).
```

```
22
  mac_message_broadcast_test() ->
23
      FrameControl = #frame_control{ack_req = ?ENABLED, pan_id_compr
24
      = ?DISABLED, frame_version = 2#00},
      MacHeader = #mac_header { seqnum = 0, dest_pan = <<16#FFFF:16>>,
25
      dest_addr = <<16#FFFF:16>>, src_pan = <<16#FFFF:16>>, src_addr
      = <<16 \# FFFF: 16>> \},
      ?assertEqual(<<16#2188:16, 0:8, 16#FFFF:16, 16#FFFF:16, 16#
26
     FFFF:16, 16#FFFF:16, "Hello">>,
                    mac_layer:mac_message(FrameControl, MacHeader, <<</pre>
27
     "Hello">>)).
28
29
  decode_mac_message_test() ->
      Message = <<16#6188:16, 0:8, 16#CADE:16, "XR", "XT", "Hello"
30
     >>.
      FrameControl = #frame_control{ack_req = ?ENABLED, pan_id_compr
31
      = ?ENABLED, frame_version = 2#00},
      MacHeader = #mac_header{seqnum = 0, dest_pan = <<16#DECA:16>>,
32
      dest_addr = <<"RX">>, src_pan = <<16#DECA:16>>, src_addr = <<"</pre>
     TX" >> \},
      ?assertEqual({FrameControl, MacHeader, <<"Hello">>},
33
34
                    mac_layer:mac_decode(Message)).
35
  decode_mac_message_uncompressed_pan_id_test() ->
36
      Message = <<16#2188:16, 0:8, 16#CADE:16, "XR", 16#CADE:16, "XT
37
     ", "Hello">>,
      FrameControl = #frame_control{ack_req = ?ENABLED,
38
     frame_version = 2#00},
      MacHeader = #mac_header{seqnum = 0, dest_pan = <<16#DECA:16>>,
39
      dest_addr = <<"RX">>, src_pan = <<16#DECA:16>>, src_addr = <<"</pre>
     TX" >> \},
      ?assertEqual({FrameControl, MacHeader, <<"Hello">>},
40
                    mac_layer:mac_decode(Message)).
41
42
43 decode_ack_frame_from_device_test() ->
      Message = <<16\#0200:16, 50:8>>,
44
      FrameControl = #frame_control{frame_type = ?FTYPE_ACK,
45
     src_addr_mode = ?NONE, dest_addr_mode = ?NONE},
      MacHeader = #mac_header{seqnum = 50},
46
      ?assertEqual({FrameControl, MacHeader, <<>>},
47
                    mac_layer:mac_decode(Message)).
48
49
_{50} % If Src address mode is zero and frame isn't an ACK. It implies
     that the frame comes from the PAN coordinator
51 decode_mac_message_no_src_test() ->
      Message = <<16#4108:16, 22:8, 16#CADE:16, 16#CDAB:16, "Test"
     >>,
      FrameControl = #frame_control{frame_type = ?FTYPE_DATA,
53
```

```
pan_id_compr = ?ENABLED, dest_addr_mode = ?SHORT_ADDR,
     src_addr_mode = ?NONE},
      \% SRC addr set to zero because can't imply the addr of the PAN
54
      coordinator at this level
      MacHeader = #mac_header{seqnum = 22, dest_pan = <<16#DECA</pre>
     :16>>, dest_addr = <<16#ABCD:16>>, src_pan = <<16#DECA:16>>,
     src_addr = \langle \rangle 
      ?assertEqual({FrameControl, MacHeader, <<"Test">>},
56
                    mac_layer:mac_decode(Message)).
57
58
59 decode_mac_message_no_src_no_compt_test() ->
      Message = <<16#0108:16, 22:8, 16#CADE:16, 16#CDAB:16, "Test"
60
     >>,
      FrameControl = #frame_control{frame_type = ?FTYPE_DATA,
61
     pan_id_compr = ?DISABLED, dest_addr_mode = ?SHORT_ADDR,
     src_addr_mode = ?NONE},
      % SRC addr set to zero because can't imply the addr of the PAN
62
      coordinator at this level
      MacHeader = #mac_header { seqnum = 22, dest_pan = <<16#DECA
63
     :16>>, dest_addr = <<16#ABCD:16>>, src_pan = <<16#DECA:16>>,
     src_addr = <<>>},
      ?assertEqual({FrameControl, MacHeader, <<"Test">>},
64
                    mac_layer:mac_decode(Message)).
65
```

Listing D.1: unit tests performed for the encoding and decoding of a MCA frame

UNIVERSITÉ CATHOLIQUE DE LOUVAIN École polytechnique de Louvain Rue Archimède, 1 bte L6.11.01, 1348 Louvain-la-Neuve, Belgique | www.uclouvain.be/epl